{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:01:59Z","timestamp":1725505319708},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280141","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:34:01Z","timestamp":1517852041000},"page":"203-206","source":"Crossref","is-referenced-by-count":0,"title":["A NoC-based custom FPGA configuration memory architecture for ultra-fast micro-reconfiguration"],"prefix":"10.1109","author":[{"given":"Amit","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Poona","family":"Bahrebar","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]},{"given":"Giulio","family":"Stramondo","sequence":"additional","affiliation":[]},{"given":"Catalin Bogdan","family":"Ciobanu","sequence":"additional","affiliation":[]},{"given":"Ana Lucia","family":"Varbanescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/L-CA.2007.10"},{"key":"ref11","first-page":"1","author":"murray","year":"0","journal-title":"TITAN Enabling Large and Complex Benchmarks in Academic CAD FPL"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISPASS.2013.6557149"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/LES.2015.2402197"},{"year":"0","journal-title":"Reco-sim A micro-reconfiguration time estimator","key":"ref14"},{"key":"ref4","first-page":"241","author":"ciobanu","year":"0","journal-title":"A polymorphic register file for matrix operations"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2674095.2674096"},{"year":"2003","author":"duato","journal-title":"Interconnection Networks An Engineering Approach","key":"ref6"},{"year":"2004","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"ref5"},{"year":"0","journal-title":"Technical Report Polymorphic Register Files and NoC topologies for custom FPGA configuration memory","key":"ref8"},{"year":"2014","author":"daneshtalab","journal-title":"Routing Algorithms in Networks-on-Chip","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2003695.2003703"},{"key":"ref1","first-page":"1","author":"lysaght","year":"0","journal-title":"Invited paper Enhanced architectures design methodologies and cad tools for dynamic reconfiguration of Xilinx FPGAs"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1250662.1250679"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280141.pdf?arnumber=8280141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:54:45Z","timestamp":1520877285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280141","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}