{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:27:13Z","timestamp":1725712033011},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280155","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:34:01Z","timestamp":1517852041000},"page":"259-262","source":"Crossref","is-referenced-by-count":9,"title":["Customizable FPGA OpenCL matrix multiply design template for deep neural networks"],"prefix":"10.1109","author":[{"given":"Jack","family":"Yinger","sequence":"first","affiliation":[]},{"given":"Eriko","family":"Nurvitadhi","sequence":"additional","affiliation":[]},{"given":"Davor","family":"Capalija","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Ling","sequence":"additional","affiliation":[]},{"given":"Debbie","family":"Marr","sequence":"additional","affiliation":[]},{"given":"Srivatsan","family":"Krishnan","sequence":"additional","affiliation":[]},{"given":"Duncan","family":"Moss","sequence":"additional","affiliation":[]},{"given":"Suchit","family":"Subhaschandra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","journal-title":"Nallatech 510t compute acceleration card","key":"ref10"},{"key":"ref11","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Neural Information Processing Systems"},{"key":"ref12","article-title":"An openclTMdeep learning accelerator on arria 10","author":"aydonat","year":"2017","journal-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/3020078.3021740"},{"key":"ref14","article-title":"Scalable and Modularized RTL Compilation of Convolutional Neural Networks onto FPGA","author":"ma","year":"2016","journal-title":"FPL"},{"year":"0","journal-title":"Accelerating datacenter workloads","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MICRO.2014.58"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/3079856.3080246"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MICRO.2016.7783710"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FCCM.2017.25"},{"year":"1987","author":"kung","journal-title":"VLSI Array Processors","key":"ref7"},{"key":"ref2","article-title":"Exploring sparsity in recurrent neural networks","author":"narang","year":"2017","journal-title":"ICLRE"},{"year":"2016","author":"li","journal-title":"Ternary Weight Networks","key":"ref1"},{"year":"0","journal-title":"Arria 10 gx fpga development kit","key":"ref9"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280155.pdf?arnumber=8280155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:54:40Z","timestamp":1520877280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280155","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}