{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:40:49Z","timestamp":1729636849343,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/fruct-ispit.2016.7561540","type":"proceedings-article","created":{"date-parts":[[2016,9,8]],"date-time":"2016-09-08T21:15:23Z","timestamp":1473369323000},"page":"285-290","source":"Crossref","is-referenced-by-count":1,"title":["SystemC NoC simulation as the alternative to the HDL and high-level modeling"],"prefix":"10.1109","author":[{"given":"Aleksandr","family":"Romanov","sequence":"first","affiliation":[]},{"given":"Aleksandr","family":"Ivannikov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"56","article-title":"Visokoproduktivna model’ marshrutizatora dlja merezhi-na-kristali z agregacijeju kanaliv","author":"korotkyj","year":"2012","journal-title":"Zbirnik naukovih prac’ VITI NTUU “KPI”"},{"key":"ref38","first-page":"211","article-title":"Verilog2SC: A Methodology for Converting Verilog HDL to SystemC","author":"ayough","year":"2002","journal-title":"Proceedings of the 11th InternationalHDL Conference (HDL Con 2002)"},{"journal-title":"Noxim Network-on-chip simulator","year":"0","author":"fazzino","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-007-9007-6"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2007.910029"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"ref35","first-page":"717","article-title":"NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture","author":"chan","year":"2004","journal-title":"VLSI Design 2004 Proceedings 17th International Conference on"},{"key":"ref34","first-page":"27","volume":"1","author":"jain","year":"2007","journal-title":"NIRGAM A Simulator for NoC Interconnect Routing and Application Modeling Version"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1109\/ASICON.2009.5351597","article-title":"Speedup Analysis of Data-parallel Applications on Multi-core NoCs","author":"chen","year":"2009","journal-title":"8th IEEE Conference on ASIC (ASICON‘09)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-30864-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/775914.775917"},{"key":"ref12","first-page":"17","article-title":"Integrating SystemC Models with Verilog and SystemVerilog Models Using the SystemVerilog Direct Programming Interface","author":"sutherland","year":"2004","journal-title":"SNUG Europe"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378786"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081131"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-73661-7_12"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"ref18","first-page":"143","author":"janarthanan","year":"2008","journal-title":"A Janarthanan Networks-on-chip based high performance communication architectures for FPGAs"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594676"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CSEW.2008.60"},{"year":"0","key":"ref4"},{"key":"ref27","first-page":"61","article-title":"Modelirovanie setej na kristalle na osnove reguljarnyh i kvazioptimal'nyh topologij s pomoshh'ju simuljatora OCNS","volume":"2","author":"romanov","year":"2015","journal-title":"Vestnik Rjazanskogo Gosudarstvennogo Radiotehnicheskogo Universiteta"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2015.12"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref29","first-page":"218","article-title":"Metod modelirovanija rekonfiguriruemyh setej na kristalle”, Visnik NTUU “KPI","author":"korotkij","year":"2009","journal-title":"Informatika upravlinnja ta obchisljuval'na tehnika Zbirnik naukovyh prac"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"year":"0","key":"ref20"},{"key":"ref22","first-page":"124","article-title":"Porivnjal'nyj analiz rezul'tativ HDL modeljuvannja kvazioptymal'nyh i reguljarnyh topologij merezh na krystali","volume":"3","author":"romanov","year":"2012","journal-title":"Problemy informatyzacii' ta upravlinnja Zbirnyk naukovyh prac' Kyiv NAU"},{"key":"ref21","first-page":"13","article-title":"The Comparative Analysis of the Efficiency of Regular and Pseudo-optimal Topologies of Networks-on-Chip Based on Netmaker","author":"romanov","year":"2012","journal-title":"Advances and Challenges in Embedded Computing"},{"key":"ref42","first-page":"156","author":"tran","year":"2012","journal-title":"On-Chip Network Designs for Many-Core Computational Platforms"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742036"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ELNANO.2016.7493072"},{"key":"ref26","first-page":"13","author":"al-nayeem","year":"2006","journal-title":"GpNoCsim 1 0 User's Guide"},{"key":"ref43","article-title":"Issledovanie setej na kristalle s topologiej mesh s pomoshh'ju modeli NoCTweak","author":"romanov","year":"0","journal-title":"Information technologies"},{"key":"ref25","first-page":"102","article-title":"RTNoC: A Simulation Tool for Real-Time Communication Scheduling on Networks-on-Chips","volume":"4","author":"mingsong","year":"2008","journal-title":"International Conference on Computer Science and Software Engineering"}],"event":{"name":"2016 18th Conference of Open Innovations Association and Seminar on Information Security and Protection of Information Technology (FRUCT-ISPIT)","start":{"date-parts":[[2016,4,18]]},"location":"St-Petersburg, Russia","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 18th Conference of Open Innovations Association and Seminar on Information Security and Protection of Information Technology (FRUCT-ISPIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7556943\/7561497\/07561540.pdf?arnumber=7561540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T22:16:35Z","timestamp":1498342595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7561540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/fruct-ispit.2016.7561540","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}