{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:58Z","timestamp":1761581278228,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/gcce.2014.7031105","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T09:58:51Z","timestamp":1423562331000},"page":"275-279","source":"Crossref","is-referenced-by-count":18,"title":["FPGA implementation of new standard hash function Keccak"],"prefix":"10.1109","author":[{"given":"Tatsuya","family":"Honda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hendra","family":"Guntur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.63"},{"key":"22","first-page":"1","article-title":"Exploiting parallelism on keccak FPGA and GPU comparison","volume":"2","author":"pereira","year":"2013","journal-title":"Parallel and Cloud Computing"},{"key":"17","article-title":"Evaluation of compact FPGA implementations for All SHA-3 candidates","author":"jungk","year":"2012","journal-title":"2nd SHA-3 Candidate Conf"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.09.001"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2128353"},{"key":"24","first-page":"1","article-title":"A systematic design space exploration of KECCAK","author":"jungk","year":"2013","journal-title":"ReCoSoC 2013"},{"key":"15","first-page":"491","article-title":"Throughput vs. Area trade-offs in high-speed architectures of five round 3 SHA-3 candidates implemented using xilinx and altera FPGAs","author":"homsirikamol","year":"2011","journal-title":"CHES2011 LNCS 6917"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.4236\/jis.2012.32008"},{"key":"13","article-title":"Compact FPGA implementations of the five SHA-3 finalists","volume":"2011","author":"kerckhof","year":"2011","journal-title":"CRYPT II Hash Workshop"},{"key":"14","article-title":"Use of embedded FPGA resources in implementations of five round three SHA-3 candidates","volume":"2011","author":"sharif","year":"2011","journal-title":"CRYPT II Hash Workshop"},{"journal-title":"On the Impact of Target Technology in SHA-3 Hardware Benchmark Rankings","year":"2010","author":"guo","key":"11"},{"key":"12","first-page":"1","article-title":"Data-oriented performance analysis of SHA-3 candidates on FPGA accelerated computers","author":"chen","year":"2011","journal-title":"DATE 2011"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.7763\/IJCEE.2012.V4.640"},{"journal-title":"The KECCAK Sponge Function Family","year":"0","author":"bertoni","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.3837\/tiis.2012.09.024"},{"journal-title":"Cryptographic Hash Algorithm Competition","year":"0","key":"2"},{"journal-title":"FIPS 180-4 Secure Hash Standard (SHS)","year":"2012","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1854099.1854135"},{"key":"7","first-page":"264","author":"gaj","year":"2010","journal-title":"Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs"},{"journal-title":"SHA3 Core Specification Rev 0 1","year":"2013","key":"6"},{"journal-title":"How Can We Conduct Fair and Consistent Hardware Evaluation for SHA-3 Candidates?","year":"0","author":"matsuo","key":"5"},{"journal-title":"Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs","year":"2010","author":"homsirikamol","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"8","article-title":"Comprehensive comparison of hardware performance of fourteen round 2 SHA-3 candidates with 512-bit outputs using field programmable gate arrays","author":"gaj","year":"2010","journal-title":"2nd SHA-3 Candidate Conference"}],"event":{"name":"2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE)","start":{"date-parts":[[2014,10,7]]},"location":"Tokyo, Japan","end":{"date-parts":[[2014,10,10]]}},"container-title":["2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7020225\/7031081\/07031105.pdf?arnumber=7031105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:55:47Z","timestamp":1490306147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7031105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/gcce.2014.7031105","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}