{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:41:28Z","timestamp":1725489688308},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/gcce.2017.8229397","type":"proceedings-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T20:50:57Z","timestamp":1513889457000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["FPGA implementation technique for power consumption aware tamper resistance accelerator of lightweight PUF"],"prefix":"10.1109","author":[{"given":"Yoshiya","family":"Ikezaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuke","family":"Nozaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideki","family":"Nagata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaya","family":"Yoshikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"237","article-title":"Modeling attacks on physical unclonable functions","author":"r\u00fchrmair","year":"2010","journal-title":"Proc of 17th ACM Conference on Computer and Communications Security"},{"key":"ref3","first-page":"9","article-title":"Physical Unclonable Functions for Device Authentication and Secret Key Generation","author":"suh","year":"2007","journal-title":"Proc 44th Design Automation Conf (DAC 07)"},{"key":"ref6","first-page":"137","article-title":"Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise","author":"jeroen","year":"2013","journal-title":"Proc of Hardware-Oriented Security and Trust (HOST2013)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581556"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_26"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"journal-title":"Side-channel attack standard evaluation board (SASEBO)","year":"0","key":"ref9"},{"key":"ref1","first-page":"366","article-title":"The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes","author":"suzuki","year":"2010","journal-title":"Proceedings 12th International Workshop IEEE"}],"event":{"name":"2017 IEEE 6th Global Conference on Consumer Electronics (GCCE)","start":{"date-parts":[[2017,10,24]]},"location":"Nagoya","end":{"date-parts":[[2017,10,27]]}},"container-title":["2017 IEEE 6th Global Conference on Consumer Electronics (GCCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8187602\/8229179\/08229397.pdf?arnumber=8229397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T18:13:18Z","timestamp":1643134398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8229397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/gcce.2017.8229397","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}