{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T09:38:55Z","timestamp":1762508335522,"version":"build-2065373602"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T00:00:00Z","timestamp":1602547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T00:00:00Z","timestamp":1602547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T00:00:00Z","timestamp":1602547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,13]]},"DOI":"10.1109\/gcce50665.2020.9291973","type":"proceedings-article","created":{"date-parts":[[2020,12,22]],"date-time":"2020-12-22T01:16:46Z","timestamp":1608599806000},"page":"176-180","source":"Crossref","is-referenced-by-count":8,"title":["An Optimized Implementation of AES-GCM for FPGA Acceleration Using High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Tsubasa","family":"Takaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuo","family":"Sakiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoei","family":"Nashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Sugawara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Best-Effort FPGA Programming A Few Steps Can Go a Long Way","year":"2018","author":"cong","key":"ref4"},{"journal-title":"UG1207 SDAccel Profiling and Optimization Guide v2018 2","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.217"},{"journal-title":"Special Publication 800-38D Recommendation for Block Cipher Modes of Operation Galois\/Counter Mode (GCM) and GMAC","year":"2007","key":"ref8"},{"journal-title":"Advanced encryption standard (AES) Federal information processing standards publication 197","year":"2001","key":"ref7"},{"journal-title":"SDAccel development environment","year":"0","key":"ref2"},{"journal-title":"Xilinx announces general availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 instances","year":"0","key":"ref1"}],"event":{"name":"2020 IEEE 9th Global Conference on Consumer Electronics (GCCE)","start":{"date-parts":[[2020,10,13]]},"location":"Kobe, Japan","end":{"date-parts":[[2020,10,16]]}},"container-title":["2020 IEEE 9th Global Conference on Consumer Electronics (GCCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9291702\/9291703\/09291973.pdf?arnumber=9291973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:55:33Z","timestamp":1656345333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9291973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,13]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/gcce50665.2020.9291973","relation":{},"subject":[],"published":{"date-parts":[[2020,10,13]]}}}