{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T09:50:48Z","timestamp":1762509048718},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,10]],"date-time":"2023-10-10T00:00:00Z","timestamp":1696896000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,10]],"date-time":"2023-10-10T00:00:00Z","timestamp":1696896000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,10]]},"DOI":"10.1109\/gcce59613.2023.10315270","type":"proceedings-article","created":{"date-parts":[[2023,11,16]],"date-time":"2023-11-16T18:52:44Z","timestamp":1700160764000},"page":"1172-1175","source":"Crossref","is-referenced-by-count":2,"title":["Mixed-Level Design Methodology With SystemVerilog Behavior Models for Digitally Controlled Power Converter ICs"],"prefix":"10.1109","author":[{"given":"Wei-Ting","family":"Yeh","sequence":"first","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Lun","family":"Chang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shang-Chih","family":"Yin","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Hung","family":"Tsai","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418891"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488903"},{"journal-title":"MIXED-SIGNAL VERIFICATION OF ANALOG IP USING SCHEMATIC MODEL GENERATOR AND SYSTEMVERILOG","year":"2018","author":"Kostamovaara","key":"ref5"},{"key":"ref6","first-page":"1","article-title":"IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language","year":"2018","journal-title":"IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2015.7177865"},{"key":"ref8","article-title":"Extending Digital Verification Techniques for Mixed-Signal SoCs with VCS\u00ae AMS","author":"Thibieroz","year":"2014","journal-title":"Synopsys"},{"article-title":"SystemVerilog \u201dEEnet\" Nettype Usage and its Application to Voltage Doubler Modeling","volume-title":"Cadence User Conference","author":"Vogelsong","key":"ref9"}],"event":{"name":"2023 IEEE 12th Global Conference on Consumer Electronics (GCCE)","start":{"date-parts":[[2023,10,10]]},"location":"Nara, Japan","end":{"date-parts":[[2023,10,13]]}},"container-title":["2023 IEEE 12th Global Conference on Consumer Electronics (GCCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10315246\/10315146\/10315270.pdf?arnumber=10315270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T17:30:47Z","timestamp":1709400647000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10315270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/gcce59613.2023.10315270","relation":{},"subject":[],"published":{"date-parts":[[2023,10,10]]}}}