{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T07:15:55Z","timestamp":1771485355802,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/giis.2018.8635767","type":"proceedings-article","created":{"date-parts":[[2019,2,7]],"date-time":"2019-02-07T23:55:53Z","timestamp":1549583753000},"page":"1-5","source":"Crossref","is-referenced-by-count":22,"title":["Run-time Detection of Prime + Probe Side-Channel Attack on AES Encryption Algorithm"],"prefix":"10.1109","author":[{"given":"Maria","family":"Mushtaq","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayaz","family":"Akram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Khurram","family":"Bhatti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rao Naveed Bin","family":"Rais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vianney","family":"Lapotre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2018","journal-title":"PAPI"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1162","DOI":"10.1016\/j.asoc.2016.09.014","article-title":"Real time detection of cachebased side-channel attacks using hardware performance counters","volume":"49","author":"chiappetta","year":"2016","journal-title":"Appl Soft Comput"},{"key":"ref12","first-page":"138","author":"payer","year":"2016","journal-title":"Hexpads a platform to detect stealth attacks"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485970"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref15","article-title":"Performance counters to rescue: A machine learning based safeguard against micro-architectural side-channel-attacks","year":"2017","journal-title":"Cryptology-eprint-archive"},{"key":"ref16","article-title":"Cache-based side-channel attacks detection through intel cache monitoring technology and hardware performance counters","author":"m -m","year":"0","journal-title":"IEEE FMEC 3rd Int’l Conf on"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/UKSim.2018.00021","article-title":"Confmvm: A hardware-assisted model to confine malicious vms","author":"allaf","year":"2018","journal-title":"UKSim2018 UKSim-AMSS 20th International Conference on Modelling & Simulation IEEE"},{"key":"ref18","article-title":"Detection of cache-based side channel attack based on performance counters","author":"peng","year":"2017","journal-title":"DEStech Transactions on Computer Science and Engineering"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214293"},{"key":"ref4","first-page":"279","article-title":"Flush+flush: A fast and stealthy cache attack","author":"gruss","year":"2016","journal-title":"DIMVA"},{"key":"ref3","first-page":"719","article-title":"Flush+reload: A high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"0","journal-title":"USENIX Security'14"},{"key":"ref6","article-title":"Spectre attacks: Exploiting speculative execution","year":"2018"},{"key":"ref5","first-page":"51","article-title":"Prime+abort: A timer-free high-precision l3 cache attack using intel TSX","author":"disselkoen","year":"2017","journal-title":"26th USENIX Security Symposium (USENIX Security 17) Vancouver BC USENIX Association"},{"key":"ref8","year":"2018"},{"key":"ref7","article-title":"Meltdown","author":"lipp","year":"0"},{"key":"ref2","first-page":"368","article-title":"Cache attacks enable bulk key recovery on the cloud","volume":"9813","author":"inci","year":"2016","journal-title":"Proc of Santa Barbara"},{"key":"ref1","first-page":"1","article-title":"Cache attacks and countermeasures: The case of aes","author":"osvik","year":"2006","journal-title":"CT-RSA"},{"key":"ref9","first-page":"613","article-title":"A survey of microarchitectural timing attacks and countermeasures on contemporary hardware","author":"ge","year":"2016","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref20","first-page":"203","article-title":"A comparison study on flush+reload and prime+probe attacks on aes using machine learning approachess,” UK Workshop on Computational Intelligence","author":"allaf","year":"2017"}],"event":{"name":"2018 Global Information Infrastructure and Networking Symposium (GIIS)","location":"Thessaloniki, Greece","start":{"date-parts":[[2018,10,23]]},"end":{"date-parts":[[2018,10,25]]}},"container-title":["2018 Global Information Infrastructure and Networking Symposium (GIIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8632667\/8635591\/08635767.pdf?arnumber=8635767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T22:11:50Z","timestamp":1643235110000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8635767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/giis.2018.8635767","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}