{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:56:20Z","timestamp":1780502180649,"version":"3.54.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/glocom.2009.5426027","type":"proceedings-article","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T11:49:02Z","timestamp":1268048942000},"page":"1-6","source":"Crossref","is-referenced-by-count":16,"title":["Impact of DFE Error Propagation on FEC-Based High-Speed I\/O Links"],"prefix":"10.1109","author":[{"given":"Rajan","family":"Narasimha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nirmal","family":"Warke","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naresh","family":"Shanbhag","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Channel-limited high-speed links: modeling, analysis and design","author":"stojanovic","year":"2004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808282"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/20.617726"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.841504"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511800467"},{"key":"ref8","article-title":"10GBASE-KR FEC tutorial","author":"szczepanek","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074674"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2003.818572","article-title":"Equalization and clock recovery for a 2.5–10 Gbps 2-PAM\/4-PAM backplane transceiver cell","author":"zerbe","year":"2003","journal-title":"International Solid-State Ciruits Conference"},{"key":"ref9","article-title":"A 12.5 Gb\/s SerDes in 65nm CMOS using a baud-rate ADC with digital RX equalization and clock recovery","author":"harwood","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref1","article-title":"A 5 Gb\/s NRZ transceiver with adaptive equalization for backplane transmission","author":"krishnapura","year":"2005","journal-title":"International Solid-State Circuits Conference"}],"event":{"name":"GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference","location":"Honolulu, Hawaii","start":{"date-parts":[[2009,11,30]]},"end":{"date-parts":[[2009,12,4]]}},"container-title":["GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5425207\/5425208\/05426027.pdf?arnumber=5426027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T01:54:04Z","timestamp":1497837244000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5426027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/glocom.2009.5426027","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}