{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:59:09Z","timestamp":1725443949043},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/glocom.2010.5683145","type":"proceedings-article","created":{"date-parts":[[2011,1,10]],"date-time":"2011-01-10T21:19:12Z","timestamp":1294694352000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Experience on Applying Push Model to Packet Processors in High Performance Routers"],"prefix":"10.1109","author":[{"given":"Bo","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbo","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengchen","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laxmi","family":"Bhuyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A Cache-Aware Parallel Implementation of the Push-Relabel Network Flow Algorithm and Experimental Evaluation of the Gap Relabeling Heuristic","author":"bader","year":"2005","journal-title":"Proc 18th ISCA International Conference on Parallel and Distributed Computing Systems (PDCS 2005)"},{"key":"ref3","article-title":"Database Architecture Optimized for the new Bottleneck: Memory Access","author":"boncz","year":"1999","journal-title":"Proceedings of the 25th VLDB Conference"},{"key":"ref6","article-title":"Network I\/O Acceleration in Heterogeneous Multicore Processors","author":"wun","year":"2006","journal-title":"Proceedings of the 14th IEEE Symposium on High-Performance Interconnects"},{"journal-title":"Direct processor cache access within a system having a coherent multi-processor protocol","year":"0","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.23"},{"journal-title":"Reducing Memory Latency via Non-blocking and Prefetching Caches","year":"0","author":"chen","key":"ref2"},{"journal-title":"Push vs Pull Data Movement for Linked Data Structures","year":"2000","author":"yang","key":"ref1"}],"event":{"name":"GLOBECOM 2010 - 2010 IEEE Global Communications Conference","start":{"date-parts":[[2010,12,6]]},"location":"Miami, FL, USA","end":{"date-parts":[[2010,12,10]]}},"container-title":["2010 IEEE Global Telecommunications Conference GLOBECOM 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5682081\/5683069\/05683145.pdf?arnumber=5683145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:38:46Z","timestamp":1490071126000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5683145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/glocom.2010.5683145","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}