{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T19:33:02Z","timestamp":1781292782408,"version":"3.54.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/glocom.2012.6503535","type":"proceedings-article","created":{"date-parts":[[2013,4,26]],"date-time":"2013-04-26T19:29:23Z","timestamp":1367004563000},"page":"2766-2771","source":"Crossref","is-referenced-by-count":21,"title":["Performance evaluation of packet classification on FPGA-based TCAM emulation architectures"],"prefix":"10.1109","author":[{"given":"Carlos A.","family":"Zerbini","sequence":"first","affiliation":[{"name":"Universidad Tecnológica Nacional, Department of Electrical Engineering, Córdoba, Argentina"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jorge M.","family":"Finochietto","sequence":"additional","affiliation":[{"name":"Universidad Nacional de Córdoba - CONICET, Digital Communications Lab, Argentina"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.159"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477944"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.8"},{"key":"15","first-page":"19","article-title":"A dynamically reconfigurable fpga-based content addressable memory for internet protocol characterization","author":"ditmar","year":"2000","journal-title":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications"},{"key":"16","first-page":"890","article-title":"Irregular reconfigurable TCAM structures for firewall applications","author":"lee","year":"2003","journal-title":"Proc 13th International Conference on Field Programmable Logic and Applications FPL 2003"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.67"},{"key":"14","author":"brelet","year":"1999","journal-title":"An Overview of Multiple TCAM Designs in Virtex Family Devices"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162112"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.31"},{"key":"21","year":"2001","journal-title":"Implementing High-speed Search Applications with Altera TCAM [Online]"},{"key":"20","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/329166.329173","article-title":"Programmable memory blocks supporting content-addressable memory","author":"heile","year":"2000","journal-title":"Proc Eighth Int l Symp Field-Programmable Gate Arrays (FPGA 00)"},{"key":"22","first-page":"61","year":"2011","journal-title":"Advanced Synthesis Cookbook"},{"key":"23","article-title":"Exact worst-case TCAM rule expansion","author":"rottenstreich","year":"2012","journal-title":"IEEE Transactions on Computers"},{"key":"24","first-page":"21","year":"2012","journal-title":"Reducing Power Consumption and Increasing Bandwidth on 28-nm FPGAs"},{"key":"25","author":"brelet","year":"2002","journal-title":"Using Virtex-II Block RAM for High Performance Read\/Write TCAM [Online]"},{"key":"26","author":"vuillamy","year":"2002","journal-title":"Implementing TCAMs in Stratix [Online]"},{"key":"3","author":"medhi","year":"2007","journal-title":"Network Routing Algorithms Protocols and Architectures Morgan Kaufmann"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1002\/0470113952"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.36"},{"key":"1","author":"varghese","year":"2005","journal-title":"Network Algorithmics"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6700-8_3"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108958"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851206"},{"key":"4","first-page":"1","article-title":"Scalable packet classification on FPGA","volume":"99","author":"jiang","year":"2011","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"9","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1109\/ICNP.2003.1249762","article-title":"Packet classification using extended TCAMs","author":"spitznagel","year":"2003","journal-title":"Proc 11th IEEE International Conference on Network Protocols"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"}],"event":{"name":"GLOBECOM 2012 - 2012 IEEE Global Communications Conference","location":"Anaheim, CA, USA","start":{"date-parts":[[2012,12,3]]},"end":{"date-parts":[[2012,12,7]]}},"container-title":["2012 IEEE Global Communications Conference (GLOBECOM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6490098\/6503052\/06503535.pdf?arnumber=6503535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:06:26Z","timestamp":1756235186000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6503535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/glocom.2012.6503535","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}