{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:42:15Z","timestamp":1725493335192},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/greencomp.2010.5598273","type":"proceedings-article","created":{"date-parts":[[2010,10,8]],"date-time":"2010-10-08T13:32:41Z","timestamp":1286544761000},"page":"509-517","source":"Crossref","is-referenced-by-count":1,"title":["Ultra low energy standard cell design optimization for performance and placement algorithm"],"prefix":"10.1109","author":[{"given":"S.","family":"Amarchinta","sequence":"first","affiliation":[]},{"given":"D.","family":"Kudithipudi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785566"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"journal-title":"Operation and Modeling of the MOS Transistor","year":"1999","author":"tsividis","key":"ref12"},{"journal-title":"Operations Research Applications and Algorithms","year":"1987","author":"winston","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"journal-title":"Sub-Threshold Design for Ultra Low-Power Systems","year":"2006","author":"calhoun","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016639"},{"key":"ref5","first-page":"94","article-title":"Robust Ultra-Low Power Subthreshold DTMOS Logic","author":"soleman","year":"2000","journal-title":"proc IEEE Intl Symp On Low Power Electronics (ISLPED)"},{"key":"ref8","first-page":"304","article-title":"A capacitive boosted buffer technique for high-speed process-variation-tolerant interconnect in udvs application","author":"lin","year":"2008","journal-title":"Asia and South Pacific Design Automation Conference ASPDAC'97"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915455"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref2"},{"journal-title":"CMOS VLSI design A circuit and systems perspective","year":"2004","author":"weste","key":"ref1"},{"key":"ref9","article-title":"Subthreshold design space exploration for Gaussian normal basis multiplier","author":"kanitkar","year":"2009","journal-title":"IEEE workshop on Unique Chips and Systems"}],"event":{"name":"2010 International Conference on Green Computing (Green Comp)","start":{"date-parts":[[2010,8,15]]},"location":"Chicago, IL, USA","end":{"date-parts":[[2010,8,18]]}},"container-title":["International Conference on Green Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5586929\/5598251\/05598273.pdf?arnumber=5598273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:52:52Z","timestamp":1490082772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5598273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/greencomp.2010.5598273","relation":{},"subject":[],"published":{"date-parts":[[2010,8]]}}}