{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:46:28Z","timestamp":1730223988168,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/gscit.2014.6970103","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:26:43Z","timestamp":1418077603000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Exploratory study of techniques for exploiting instruction-level parallelism"],"prefix":"10.1109","author":[{"given":"Sanjay","family":"Misra","sequence":"first","affiliation":[]},{"given":"Abraham Ayegba","family":"Alfa","sequence":"additional","affiliation":[]},{"given":"Mikail Olayemi","family":"Olaniyi","sequence":"additional","affiliation":[]},{"given":"Sunday Olamide","family":"Adewale","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"164","article-title":"Performance Measures of Superscalar Processor","volume":"1","author":"parthasarathy","year":"2011","journal-title":"International Journal of Engineering and Technology"},{"key":"ref11","first-page":"34","article-title":"Computer Architecture: Pipelined and Parallel Processor Design","author":"flynn","year":"1995"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.294853"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3200-2_3"},{"key":"ref14","first-page":"244","article-title":"Software Pipelining: An Effective Scheduling Technique for VLIW Machines","volume":"39","author":"lam","year":"2004","journal-title":"Proceedings of ACM SIGPLAN Notices-Best of Conference on Programming Language Design and Implementation"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/223982.225965"},{"key":"ref16","first-page":"1","article-title":"On Predicated Execution","author":"schlansker","year":"1991","journal-title":"Software and System Laboratories Technical Report HPL-91-58"},{"key":"ref17","first-page":"23","article-title":"Analysis of Predicated Code","author":"johnson","year":"1996","journal-title":"Technical Report HPL-96-119"},{"key":"ref18","first-page":"239","article-title":"Spot Light-A low Complexity Highly Accurate Profile-Based Branch Predictor","author":"verma","year":"2009","journal-title":"Proceedings of the 28th IEEE International Performance Computing and Communication Conference"},{"key":"ref19","first-page":"1","article-title":"Efficient Prefetching with hybrid Schemes and Use of Program Feedback to adjust Prefetcher Aggressiveness","author":"verma","year":"2011","journal-title":"The IEEE International Parallel and Distributed Processing Symposium Ph D Forum in Conjunction with Journal of Instruction-Level Parallelism"},{"key":"ref4","first-page":"74","article-title":"Exposing Instruction Level Parallelism in Presence of Loops","volume":"8","author":"kaeli","year":"2004","journal-title":"CIC-IPN"},{"key":"ref3","first-page":"1","article-title":"Simdization Transformation Strategies-Polyhedral Transformations and Cost Estimation","author":"pepijn","year":"2012"},{"key":"ref6","first-page":"345","article-title":"Complier Transformations for High Performance Computing","author":"bacon","year":"1994"},{"key":"ref5","first-page":"147","article-title":"Code Transformations to Improve Memory Parallelism","author":"vijay","year":"1999","journal-title":"proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture IEEE Computer Society"},{"key":"ref8","first-page":"1","article-title":"Compilation Techniques for Exploiting Instruction Level Parallelism","author":"pozzi","year":"2010","journal-title":"Technical Report 20133"},{"key":"ref7","first-page":"91","article-title":"Runtime Predictability of Loops","author":"marcos","year":"2001","journal-title":"Proceedings of fourth Annual IEEE Workshop on Workload Characterization"},{"key":"ref2","first-page":"2","article-title":"Computer Architecture","author":"hennessy","year":"2007"},{"key":"ref1","first-page":"3","article-title":"Computer Organization and Architecture Designing for performance","author":"william","year":"2006"},{"key":"ref9","first-page":"1","article-title":"Instruction Level Parallelism","author":"garcia","year":"2012","journal-title":"Publications of CAPSL on Architecture and Parallel Systems Laboratory Department of Electrical and Computer Engineering University of Delaware Newark DE USA"},{"key":"ref20","first-page":"1","article-title":"The L-TAGE Branch Predictor","volume":"9","author":"seznec","year":"2007","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"ref22","article-title":"A Two-way Loop Algorithm for Exploiting Instruction-Level Parallelism","author":"sanjay","year":"0","journal-title":"In Proceedings of 14th Int'l Conference on Computational Science and Its Application (ICCSA 2014) published in Lectures Notes on Computer Science (LNCS) Journal of Science Springer University of Minho"},{"key":"ref21","first-page":"42","article-title":"The Benefit of Multiple Branch Prediction on Dynamically Scheduled Systems","author":"koppelman","year":"2002","journal-title":"Workshop on duplicating deconstructing and debunking Held in conjunction with the 29th International Symposium on Computer Architecture"},{"key":"ref23","first-page":"1","article-title":"Development of a Two-way Loop Algorithm for Improving Memory System Performance","author":"alfa","year":"0"}],"event":{"name":"2014 Global Summit on Computer & Information Technology (GSCIT)","start":{"date-parts":[[2014,6,14]]},"location":"Sousse, Tunisia","end":{"date-parts":[[2014,6,16]]}},"container-title":["2014 Global Summit on Computer &amp; Information Technology (GSCIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6962872\/6970090\/06970103.pdf?arnumber=6970103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:42:58Z","timestamp":1490334178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6970103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/gscit.2014.6970103","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}