{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T17:56:22Z","timestamp":1769536582650,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,27]],"date-time":"2023-08-27T00:00:00Z","timestamp":1693094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,27]],"date-time":"2023-08-27T00:00:00Z","timestamp":1693094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,27]]},"DOI":"10.1109\/hcs59251.2023.10254698","type":"proceedings-article","created":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T13:35:19Z","timestamp":1695735319000},"page":"1-12","source":"Crossref","is-referenced-by-count":7,"title":["Shaheen: An Open, Secure, and Scalable RV64 SoC for Autonomous Nano-UAVs"],"prefix":"10.1109","author":[{"given":"L.","family":"Valente","sequence":"first","affiliation":[{"name":"University of Bologna"}]},{"given":"A.","family":"Veeran","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"M.","family":"Sinigaglia","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"Y.","family":"Tortorella","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"A.","family":"Nadalini","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"N.","family":"Wistoff","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"B.","family":"S\u00e1","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"A.","family":"Garofalo","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"R.","family":"Psiakis","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"M.","family":"Tolba","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"A.","family":"Kulmala","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"N.","family":"Limaye","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"O.","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"S.","family":"Pinto","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"D.","family":"Palossi","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"B.","family":"Mohammad","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"D.","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna"}]}],"member":"263","reference":[{"key":"ref8","article-title":"Vega: A Ten-Core SoC for loT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode","author":"rossi","year":"2021","journal-title":"IEEE JSSC"},{"key":"ref7","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895621"},{"key":"ref4","article-title":"Thwarting all logic locking attacks: Dishonest oracle with truly random logic lockin","author":"limaye","year":"2020","journal-title":"IEEE TCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI59464.2023.10238679"},{"key":"ref6","year":"0"},{"key":"ref5","year":"0"},{"key":"ref2","article-title":"Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning","author":"wistoff","year":"2022","journal-title":"IEEE Transactions on Computers"},{"key":"ref1","author":"cereda","year":"0","journal-title":"Deep Neural Network Architecture Search for Accurate Visual Pose Estimation aboard Nano-UAVs"}],"event":{"name":"2023 IEEE Hot Chips 35 Symposium (HCS)","location":"Palo Alto, CA, USA","start":{"date-parts":[[2023,8,27]]},"end":{"date-parts":[[2023,8,29]]}},"container-title":["2023 IEEE Hot Chips 35 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10254689\/10254690\/10254698.pdf?arnumber=10254698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T04:29:43Z","timestamp":1769488183000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10254698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,27]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/hcs59251.2023.10254698","relation":{},"subject":[],"published":{"date-parts":[[2023,8,27]]}}}