{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:57:44Z","timestamp":1730224664480,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/hicss.2003.1174811","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T16:27:43Z","timestamp":1087921663000},"page":"10 pp.","source":"Crossref","is-referenced-by-count":5,"title":["An approach to the introduction of formal validation in an asynchronous circuit design flow"],"prefix":"10.1109","author":[{"given":"D.","family":"Borrione","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Boubekeur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Dumitrescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-B.","family":"Rigaud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Sirianni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Modular Synthesis and Verification of Timed Circuit using Automatic Abstraction","year":"2001","author":"zheng","key":"ref32"},{"key":"ref31","article-title":"LOTOS-based Verification of Asynchronous Circuits","author":"yoeli","year":"2001","journal-title":"Tech Report"},{"journal-title":"Handshake Circuits An Asynchronous Architecture for VLSI Programming","year":"1993","author":"van berkel","key":"ref30"},{"journal-title":"FormalCheck Users Guide","year":"2001","key":"ref10"},{"year":"0","key":"ref11"},{"journal-title":"Model checking","year":"1999","author":"clarke","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_16"},{"key":"ref14","article-title":"Synthesis of QDI Asynchronous Circuits from DTL-Style Petri-Net","author":"dinh due","year":"2002","journal-title":"Proc Int Workshop on Logic & Synthesis New Orleans"},{"key":"ref15","article-title":"TAST CAD Tools","author":"dinh due","year":"2002","journal-title":"Proc ACiDWG workshop Munich Germany"},{"journal-title":"The Formal Description Technique LOTOS","year":"1989","author":"van eijk","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref18","first-page":"1","article-title":"Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication"},{"key":"ref19","article-title":"Synthesis of Asynchronous VLSI Circuits","author":"martin","year":"1993","journal-title":"Internal Report Caltech-CS-Tr-93$$28"},{"key":"ref28","article-title":"ASPRO: an Asynchronous 16-Bit RISC Microprocessor with DSP Capabilities","author":"renaudin","year":"1999","journal-title":"proc ESSCIRC'99"},{"article-title":"Algorithms for Synthesis and Verification of Timed Circuits and Systems","year":"1999","author":"belluomini","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998447"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35064-6_11"},{"journal-title":"Handshake Circuits - An Asynchronous","year":"0","author":"van berkel","key":"ref6"},{"key":"ref29","article-title":"Micro-Pipelines","volume":"32","author":"sutherland","year":"1989","journal-title":"Comm of the ACM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914071"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206431"},{"journal-title":"Architecture for VLSI Programming","year":"1993","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.933467"},{"key":"ref9","first-page":"262","article-title":"Translating Concurrent Programs into Delay-Insensitive Circuits","author":"brundvand","year":"1989","journal-title":"Proc ICCAD"},{"journal-title":"VHDL - Langage modélisation synthèse 2nd edition","year":"1998","author":"airiau","key":"ref1"},{"key":"ref20","first-page":"164","article-title":"Using unfolding to avoid the state explosion problem in the verification of asynchronous circuits","author":"mcmillan","year":"1992","journal-title":"Proc of CAV'92"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761528"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"journal-title":"Hierarchical Gate-level verification of Speed-Independent Circuits","year":"1996","author":"roig","key":"ref24"},{"journal-title":"Process spaces and formal verification of asynchronous circuits","year":"1998","author":"negulescu","key":"ref23"},{"journal-title":"Formal Verification and Testing of Asynchronous Circuits","year":"1997","author":"roig","key":"ref26"},{"journal-title":"Verification of Asynchronous Circuits by BDD-based Model Checking of Petri Nets","year":"1996","author":"roig","key":"ref25"}],"event":{"name":"36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the","start":{"date-parts":[[2003,1,9]]},"location":"Big Island, HI, USA","end":{"date-parts":[[2003,1,9]]}},"container-title":["36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8360\/26341\/01174811.pdf?arnumber=1174811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:07:17Z","timestamp":1489432037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1174811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hicss.2003.1174811","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}