{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:21:20Z","timestamp":1729678880919,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/hipc.2009.5433215","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:33:20Z","timestamp":1269441200000},"page":"150-159","source":"Crossref","is-referenced-by-count":3,"title":["Terascale chip multiprocessor memory hierarchy and programming model"],"prefix":"10.1109","author":[{"given":"Shoumeng","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaocheng","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peinan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen","family":"Cherukuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bratin","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A cache coherence scheme with fast selective invalidation","author":"cheong","year":"1998","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref11","article-title":"Future directions for on-chip interconnection networks","author":"dally","year":"2006","journal-title":"OCIN Workshop"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref12"},{"key":"ref13","article-title":"Recognition, Mining, and Synthesis moves computers to the era of tera","author":"dubey","year":"2005","journal-title":"Technology Intel"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362646"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.6"},{"journal-title":"Titanium Language Reference Manual","year":"0","author":"hilfinger","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161544"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598115"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283793"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: A many-core x86 architecture for visual computing","author":"seiler","year":"2008","journal-title":"ACM Transactions on Graphics"},{"key":"ref5","article-title":"Foundations of the C++ memory model","author":"boehm","year":"2008","journal-title":"Programming Language Design and Implementation (PLDI)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375600"},{"key":"ref9","article-title":"Performance scalability of data mining workloads in bioinformatics","volume":"9","author":"chen","year":"2005","journal-title":"Intel Technology Journal"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021622"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288140"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/289918.289920"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.180"},{"journal-title":"LBNL Tech Report","article-title":"UPC language specifications","year":"2005","key":"ref26"},{"key":"ref25","article-title":"Tera-Scale Research Program","author":"rattner","year":"2006","journal-title":"Intel Development Forum"}],"event":{"name":"2009 International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2009,12,16]]},"location":"Kochi, India","end":{"date-parts":[[2009,12,19]]}},"container-title":["2009 International Conference on High Performance Computing (HiPC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5426440\/5433175\/05433215.pdf?arnumber=5433215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T06:30:02Z","timestamp":1497853802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hipc.2009.5433215","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}