{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:41:50Z","timestamp":1742380910367,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/hipc.2009.5433220","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:33:20Z","timestamp":1269441200000},"page":"79-88","source":"Crossref","is-referenced-by-count":9,"title":["Distance-aware round-robin mapping for large NUCA caches"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose M.","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2007","author":"hennessy","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"ref16","article-title":"Cacti 5.1","author":"thoziyoor","year":"2008","journal-title":"HP Labs Tech Rep HPL"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209945"},{"key":"ref19","first-page":"7","article-title":"Variability in architectural sim-ulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"9th Int'l Symp on High Performance Computer Architecture (HPCA-9)"},{"key":"ref4","first-page":"106","article-title":"The implementation of the 65nm dual-core 64b merom processor","author":"sakran","year":"2007","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1535\/itj.1103.01","article-title":"Integration challenges and tradeoffs for tera-scale architectures","volume":"11","author":"azimi","year":"2007","journal-title":"Intel Technology Journal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/ASSCC.2007.4425786","article-title":"UltraSPARC T2: A highly-threaded, power-efficient, SPARC SoC","author":"shah","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"ref9","first-page":"455","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"cho","year":"2006","journal-title":"39th IEEE\/ACM Int'l Symp on Microarchitecture (MICRO)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"ref22","article-title":"Victim migration: Dynamically adapting between private and shared CMP caches","author":"zhang","year":"2005","journal-title":"Tech Rep"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"ref23","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Int Symp on High-Performance Computer Architecture (HPCA)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798258"}],"event":{"name":"2009 16th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2009,12,16]]},"location":"Kochi","end":{"date-parts":[[2009,12,19]]}},"container-title":["2009 International Conference on High Performance Computing (HiPC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5426440\/5433175\/05433220.pdf?arnumber=5433220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T05:52:21Z","timestamp":1685512341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/hipc.2009.5433220","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}