{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:52:54Z","timestamp":1729651974079,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/hipc.2009.5433221","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:33:20Z","timestamp":1269426800000},"page":"89-98","source":"Crossref","is-referenced-by-count":13,"title":["Three scalable approaches to improving many-core throughput for a given peak power budget"],"prefix":"10.1109","author":[{"given":"John","family":"Sartori","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1037947.1024423"},{"key":"ref38","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283791"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/1353535.1346289","article-title":"No “power” struggles: co-ordinated multi-level power management for the data center","volume":"42","author":"raghavendra","year":"2008","journal-title":"SIGOPS Oper Syst Rev"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(95)00015-I"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic jobscheduling for a simultaneous multithreading architecture","author":"snavely","year":"2000","journal-title":"Eighth International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref12","first-page":"52","article-title":"Artificial intelligence: Simulating a basic genetic algorithm","volume":"3","author":"freeman","year":"1993","journal-title":"The Mathematica Journal"},{"key":"ref13","article-title":"Aide de camp: Asym-metric dual core design for power and energy reduction","author":"ghiasi","year":"2003","journal-title":"University of Colorado Technical Re-port CU-CS-964-03"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/215530.215546"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694768"},{"journal-title":"Intel's Teraflops Research Chip","year":"0","key":"ref17"},{"key":"ref18","article-title":"An analysis of efficient multicore global power management policies: Maximizing performance for a given power budget","author":"isci","year":"2006","journal-title":"MICRO 39 Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref19","article-title":"Power-performance exaluation of globally-asynchronous, locally-synchronous processors","author":"iyer","year":"2001","journal-title":"International Symposium on Computer Architecture"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1145\/279361.279377","article-title":"Pipeline gating: speculation control for energy reduction","volume":"26","author":"manne","year":"1998","journal-title":"SIGARCH Comput Archit News"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2005.36","article-title":"Mitigating Amdahl's Law Through EPI Throttling","author":"annavaram","year":"2005","journal-title":"Proceedings of International Symposium on Computer Architecture"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.25"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1145\/1080695.1069995","article-title":"Mitigating amdahl's law through epi throttling","volume":"33","author":"annavaram","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref29","article-title":"Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor","volume":"0","author":"oliver","year":"2004","journal-title":"ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484043"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"ref7","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/1150019.1136493","article-title":"Techniques for multicore thermal management: Classification and new exploration","volume":"34","author":"donald","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244251"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/1077603.1077637","article-title":"Coordinated, distributed, formal energy management of chip multiprocessors","author":"juang","year":"2005","journal-title":"ISLP ED '05 Proceedings of the 2005 international symposium on Low power electronics and design"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006707","article-title":"Single-ISA Heteroge-neous Multi-core Architectures for Multithreaded Workload Performance","author":"kumar","year":"2004","journal-title":"International Symposium on Computer Architecture"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.6"},{"key":"ref26","article-title":"Power-performance implications of thread-level parallelism in chip multiprocessors","author":"li","year":"2005","journal-title":"Proceedings of International Symposium on Performance Analysis of Systems and Software"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-007-0045-4"}],"event":{"name":"2009 International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2009,12,16]]},"location":"Kochi, India","end":{"date-parts":[[2009,12,19]]}},"container-title":["2009 International Conference on High Performance Computing (HiPC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5426440\/5433175\/05433221.pdf?arnumber=5433221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T01:51:34Z","timestamp":1685497894000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/hipc.2009.5433221","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}