{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:24:14Z","timestamp":1725672254995},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/hipc.2009.5433222","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:33:20Z","timestamp":1269426800000},"page":"59-68","source":"Crossref","is-referenced-by-count":12,"title":["Non-uniform power access in large caches with low-swing wires"],"prefix":"10.1109","author":[{"given":"Aniruddha N.","family":"Udipi","sequence":"first","affiliation":[]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Dy-namic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines","author":"heo","year":"2002","journal-title":"Proceedings of ISCA"},{"key":"ref11","article-title":"Drowsy Caches: Simple Techniques for Reducing Leakage Power","author":"flautner","year":"2002","journal-title":"Proceedings of ISCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref13","article-title":"An Integrated Circuit\/Architecture Ap-proach to Reducing Leakage in Deep Submicron High-Performance I-Caches","author":"yang","year":"2001","journal-title":"Proceedings of HPCA"},{"key":"ref14","article-title":"On-Chip Wires: Scaling and Efficiency","author":"ho","year":"2003","journal-title":"Ph D Dissertation"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221224"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332813"},{"key":"ref17","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref19","article-title":"The Simplescalar Toolset, Version 2.0","author":"burger","year":"1997","journal-title":"Technical Report TR-1342"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"year":"0","key":"ref6","article-title":"CACTI: An Integrated Cache and Memory Access Time, Cycle Time, Area, Leakage, and Dynamic Power Model"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/1250662.1250708","article-title":"Intercon-nect Design Considerations for Large NUCA Caches","author":"muralimanohar","year":"2007","journal-title":"Proceedings of ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"year":"0","key":"ref7","article-title":"High-k and Metal Gate Research"},{"journal-title":"Tech Rep","article-title":"First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)","year":"2008","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref22","article-title":"High-speed and low-energy capacitively-driven on-chip wires","author":"ho","year":"2007","journal-title":"Proceedings of ISSCC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013270"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1109\/DAC.2002.1012671","article-title":"DRG-Cache: A Data Retention Gated-Ground Cache for Low Power","author":"agarwal","year":"2002","journal-title":"Proceedings of the 39th conference on Design automation"},{"key":"ref25","article-title":"A Non-Uniform Cache Architecture for Low Power System Design","author":"ishihara","year":"2005","journal-title":"Proceedings of ISLPED"}],"event":{"name":"2009 International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2009,12,16]]},"location":"Kochi, India","end":{"date-parts":[[2009,12,19]]}},"container-title":["2009 International Conference on High Performance Computing (HiPC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5426440\/5433175\/05433222.pdf?arnumber=5433222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T02:30:02Z","timestamp":1497839402000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/hipc.2009.5433222","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}