{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:27:55Z","timestamp":1729628875800,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/hipc.2011.6152729","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T20:27:21Z","timestamp":1329942441000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["Highly scalable barriers for future high-performance computing clusters"],"prefix":"10.1109","author":[{"given":"Holger","family":"Froning","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Giese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hector","family":"Montaner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Federico","family":"Silla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"253","article-title":"Optimization of MPI collective communication on BlueGene\/L systems","year":"2005","journal-title":"Proc of the 19th Annual International Conference on Supercomputing (ICS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"journal-title":"AMD64 Architecture Programmer's Manual","year":"2009","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2007.06.003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.22"},{"key":"ref16","first-page":"1","article-title":"Optimization of collective reduction operations","author":"rabenseifner","year":"2004","journal-title":"Intl Conf on Computational Science LNCS 3036"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/IPPS.1993.262873","article-title":"Global combine on mesh architectureswith wormhole routing","author":"barnett","year":"1993","journal-title":"7th International Parallel Processing Symposium"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1995.395879"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1993.262826"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2010.14"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-642-11515-8_3","article-title":"Remote Store Programming: A Memory Model for Embedded Multicore","volume":"5952","author":"hoffmann","year":"0","journal-title":"Lecture Notes in Computer Science"},{"year":"0","key":"ref3"},{"journal-title":"International Conference on Reconfigurable Computing and FPGAs","year":"2009","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391734"},{"journal-title":"2010 IEEE International Symposium on Parallel & Distributed Processing Workshops and PhD Forum (IPDPSW)","article-title":"Efficient Hardware Support for the Partitioned Global Address Space","year":"2010","key":"ref8"},{"key":"ref7","article-title":"HTAX: A Novel Framework for Flexible and High Performance Networks-on-Chip","author":"litz","year":"2010","journal-title":"Fourth Workshop on Interconnection Network Architectures On-Chip Multi-Chip (INA-OCMC) at HIPEAC 2010"},{"journal-title":"Technical Advances in the SGI Altix UV Architecture","year":"0","key":"ref2"},{"journal-title":"3rd annual FPGAworld Conference","article-title":"The HTX-Board: A Rapid Prototyping Station","year":"2006","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342005054257"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF01379320"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639561"},{"journal-title":"ExaScale Computing Study Technology Challenges in Achieving Exascale Systems","year":"2008","author":"kogge","key":"ref21"},{"key":"ref24","first-page":"947","article-title":"A Survey of Barrier Algorithms for Coarse Grained Supercomputers","author":"hoefler","year":"2004","journal-title":"Chemnitzer Informatik Berichte"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470854"},{"journal-title":"AMD64 Architecture Programmer's Manual","year":"2010","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"}],"event":{"name":"2011 18th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2011,12,18]]},"location":"Bengaluru, India","end":{"date-parts":[[2011,12,21]]}},"container-title":["2011 18th International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6146509\/6152423\/06152729.pdf?arnumber=6152729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,24]],"date-time":"2019-06-24T03:38:13Z","timestamp":1561347493000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hipc.2011.6152729","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}