{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:28:14Z","timestamp":1729664894753,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/hipc.2011.6152738","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T20:27:21Z","timestamp":1329942441000},"page":"1-10","source":"Crossref","is-referenced-by-count":5,"title":["Implementing a hybrid SRAM \/ eDRAM NUCA architecture"],"prefix":"10.1109","author":[{"given":"Javier","family":"Lira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Molina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"ref11","first-page":"50","volume":"35?2","author":"magnusson","year":"2002","journal-title":"Simics Full System Simulation Platform"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref14","article-title":"Enhancing lifetime and security of phase change memories via start-gap wear leveling","author":"qureshi","year":"2009","journal-title":"Procs of the 42nd Intl Symp on Microarchitecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref16","article-title":"A 500mhz random-access embedded 1mb dram macro in bulk cmos","author":"romanovsky","year":"2008","journal-title":"IEEE Intl Conf on Solid-State Circuits Conference (ISSCC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref18","article-title":"Cacti 5.1","author":"thoziyoor","year":"2008","journal-title":"HP Tech Rep"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669140"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th Int Symp Computer Architecture (ISCA)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2000.854395","article-title":"Clock rate vs. ipc: The end of the road for conventional microprocessors","author":"agarwal","year":"2000","journal-title":"Proc 27th Int Symp Computer Architecture"},{"year":"2006","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref20","article-title":"Orion: A power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc 35th Int l Symp Microarchitecture"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"}],"event":{"name":"2011 18th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2011,12,18]]},"location":"Bengaluru, India","end":{"date-parts":[[2011,12,21]]}},"container-title":["2011 18th International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6146509\/6152423\/06152738.pdf?arnumber=6152738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T14:39:16Z","timestamp":1497969556000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hipc.2011.6152738","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}