{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:26:41Z","timestamp":1758893201842},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/hipc.2011.6152739","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T15:27:21Z","timestamp":1329924441000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["High performance cache block replication using re-reference probability in CMPs"],"prefix":"10.1109","author":[{"given":"Jinglei","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haixia","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yibo","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378535"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1399972.1399982"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1178597.1178613"},{"key":"ref16","first-page":"455","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"cho","year":"0","journal-title":"Proceedings of the Annual International Symposium on Microarchitecture MICRO"},{"journal-title":"Qureshi Adaptive Spill-Receive for rohust highperformance caching in CMPs","year":"2009","author":"moinuddin","key":"ref17"},{"key":"ref18","first-page":"19","author":"aamer","year":"2010","journal-title":"High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP) ISCA10"},{"journal-title":"Adaptive Insertion Policies for Managing Shared Caches","year":"2008","author":"jaleel","key":"ref19"},{"key":"ref4","first-page":"184","author":"hardavellas","year":"0","journal-title":"Reactive NUCA Near-Optimal Block Placement and Replication in Distributed Caches the 36th Annual International Symposium on Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/9781119973584.ch13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_26"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5216918"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref1","first-page":"336","article-title":"Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors","author":"m","year":"0","journal-title":"Proceedings - International Symposium on Computer Architecture"},{"journal-title":"J Emer Adaptive Insertion Policies for High Performance Caching","year":"2007","author":"qureshi","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.41"},{"journal-title":"PIPP Promotion\/Insertion Pseudo-Partitioning of Multi-Core Shared Caches","year":"0","author":"xie","key":"ref21"},{"journal-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","year":"2005","author":"m k martin","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref25","first-page":"24","author":"woo","year":"0","journal-title":"The splash-2 programs Characterization and methodological considerations"}],"event":{"name":"2011 18th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2011,12,18]]},"location":"Bengaluru, India","end":{"date-parts":[[2011,12,21]]}},"container-title":["2011 18th International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6146509\/6152423\/06152739.pdf?arnumber=6152739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T14:53:09Z","timestamp":1490107989000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hipc.2011.6152739","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}