{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:29:34Z","timestamp":1729628974980,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/hipc.2011.6152744","type":"proceedings-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T15:27:21Z","timestamp":1329924441000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing multicore performance with message driven execution: A case study"],"prefix":"10.1109","author":[{"given":"Pritish","family":"Jetley","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laxmikant V.","family":"Kale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/TVCG.2010.88","article-title":"Memory-scalable gpu spatial hierarchy construction","volume":"17","author":"hou","year":"2011","journal-title":"IEEE Trans Vis Comput Graph"},{"journal-title":"Draft Standard for Information Technology—Portable Operating Systems Interface (Posix)","year":"1994","key":"ref11"},{"key":"ref12","article-title":"Asynchronous BVH Construction for Ray Tracing Dynamic Scenes on Parallel Multi-Core Architectures","author":"ize","year":"0","journal-title":"Proc 2007 Eurographics Symp on Parallel Graphics and Visualization"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280214"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1145\/165854.165874","article-title":"CHARM++: A Portable Concurrent Object Oriented System Based on C++","author":"kal\u00e9","year":"1993","journal-title":"Proceedings of OOPSLA'93"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1572769.1572773"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2009.01377.x"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF01911006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1838574.1838586"},{"journal-title":"Intel Threading Building Blocks Outfitting C++ for Multicore Processor Parallelism","year":"2007","author":"reinders","key":"ref19"},{"key":"ref4","first-page":"77","article-title":"Parallel sah k-d tree construction","author":"choi","year":"2010","journal-title":"HPG'09 Proceedings of the Conference on High Performance Graphics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470415"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5222004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCG.1987.276983"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/355744.355745"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0107"},{"journal-title":"Heuristic Ray Shooting Algorithms","year":"2000","author":"havran","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/361002.361007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2007.01062.x"},{"key":"ref22","article-title":"Fast Construction of SAH BVHs on the Intel Many Integrated Core (MIC) Architecture","author":"wald","year":"2010","journal-title":"IEEE Transactions on Visualization and Computer Graphics"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2007.4342588"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536359"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280216"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"126:1","DOI":"10.1145\/1409060.1409079","article-title":"Real-time kd-tree construction on graphics hardware","volume":"27","author":"zhou","year":"2008","journal-title":"ACM Trans Graph"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854323"}],"event":{"name":"2011 18th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2011,12,18]]},"location":"Bengaluru, India","end":{"date-parts":[[2011,12,21]]}},"container-title":["2011 18th International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6146509\/6152423\/06152744.pdf?arnumber=6152744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T10:39:17Z","timestamp":1497955157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hipc.2011.6152744","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}