{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T08:24:40Z","timestamp":1769847880819,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/hipc.2012.6507499","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T16:41:28Z","timestamp":1367599288000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing resource utilization with software-based temporal multi-threading (stmt)"],"prefix":"10.1109","author":[{"given":"Vicen\u00e7","family":"Beltran","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC) Barcelona, Spain"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC) Technical University of Catalonia (UPC) Barcelona, Spain"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/641865.641867"},{"key":"2","first-page":"108","article-title":"A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS","year":"2010","journal-title":"Proceedings of the 2010 International Solid-State Circuits Conference"},{"key":"10","author":"bartlett","year":"2007","journal-title":"Programming High-performance Applications on the Cell\/B E Processor"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0559"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433205"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1621960.1621963"},{"key":"9","first-page":"314","article-title":"Optimizing the Use of Static Buffers for DMA on a CELL Chip","author":"chen","year":"2006","journal-title":"LCPC"},{"key":"8","first-page":"570","article-title":"Novel micro-threading framework on the cell broadband engine","author":"ahmed","year":"2009","journal-title":"ISCC '09 Proceedings of the IEEE Symposium on Computers and Communications"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"},{"key":"12","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/1366230.1366236","article-title":"Dma-based prefetching for i\/o-intensive workloads on the cell architecture","author":"rafique","year":"2008","journal-title":"CF '08 Proceedings of the 2008 conference on Computing frontiers"}],"event":{"name":"2012 19th International Conference on High Performance Computing (HiPC)","location":"Pune, India","start":{"date-parts":[[2012,12,18]]},"end":{"date-parts":[[2012,12,22]]}},"container-title":["2012 19th International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6504607\/6507469\/06507499.pdf?arnumber=6507499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:19:08Z","timestamp":1756153148000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6507499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hipc.2012.6507499","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}