{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:24Z","timestamp":1763468184718},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/hipc.2013.6799100","type":"proceedings-article","created":{"date-parts":[[2014,5,2]],"date-time":"2014-05-02T14:26:14Z","timestamp":1399040774000},"page":"196-205","source":"Crossref","is-referenced-by-count":5,"title":["HARP: Adaptive abort recurrence prediction for Hardware Transactional Memory"],"prefix":"10.1109","author":[{"given":"Adria","family":"Armejach","sequence":"first","affiliation":[]},{"given":"Anurag","family":"Negi","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[]},{"given":"Tim","family":"Harris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Is transactional memory programming actually easier?","author":"rossbach","year":"2009","journal-title":"WDDD-7"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161032"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"18","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"2001","journal-title":"MICRO-34"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"15","article-title":"Eigenbench: A simple exploration tool for orthogonal TM characteristics","author":"hong","year":"2010","journal-title":"LlSWC"},{"key":"16","first-page":"506","article-title":"Transaction synchronization extensions (TSX)","year":"2012","journal-title":"Intel Architecture Instruction Set Extensions Programming Reference"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","author":"harris","year":"2010","journal-title":"Transactional Memory"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400769"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542299"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749718"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"1","article-title":"Steal-on-abort: Improving transactional memory performance through dynamic transaction reordering","author":"ansari","year":"0","journal-title":"HiPEAC '09"},{"key":"10","article-title":"Azuls experiences with hardware transactional memory","author":"click","year":"2009","journal-title":"HP Labs-Bay Area Workshop on Transactional Memory"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.11"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815995"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669133"},{"journal-title":"A Hardware\/Software Approach for Alleviating Scalability Bottlenecks in Transactional Applications","year":"2011","author":"blake","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"}],"event":{"name":"2013 20th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2013,12,18]]},"location":"Bengaluru (Bangalore), Karnataka, India","end":{"date-parts":[[2013,12,21]]}},"container-title":["20th Annual International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6784161\/6799095\/06799100.pdf?arnumber=6799100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T12:19:00Z","timestamp":1689164340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6799100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hipc.2013.6799100","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}