{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T07:17:50Z","timestamp":1775200670773,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T00:00:00Z","timestamp":1765929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T00:00:00Z","timestamp":1765929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,12,17]]},"DOI":"10.1109\/hipcw66559.2025.00023","type":"proceedings-article","created":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T19:48:12Z","timestamp":1775159292000},"page":"82-89","source":"Crossref","is-referenced-by-count":0,"title":["Quantitative Evaluation of Hazard Mitigation Strategies in a 5-Stage RISC-V Pipeline: A Benchmark-Driven Analysis Using Fibonacci and Prime Sieve"],"prefix":"10.1109","author":[{"given":"Kushagra","family":"Agrawal","sequence":"first","affiliation":[{"name":"KIIT Deemed to be University,School of Computer Engineering,Bhubaneswar,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anindita","family":"Basak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Raj","sequence":"additional","affiliation":[{"name":"KIIT Deemed to be University,School of Computer Engineering,Bhubaneswar,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aakarsh","family":"Singh","sequence":"additional","affiliation":[{"name":"KIIT Deemed to be University,School of Electronics Engineering,Bhubaneswar,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"1","key":"ref1","first-page":"198","article-title":"Design and hazard solving of five-stage pipeline RISC-V processor structure","volume":"36","author":"Qin"},{"key":"ref2","first-page":"1","article-title":"Design and Implementation of 5-Stage Pipelined RISC-V Processor on FPGA","volume-title":"2024 28th International Symposium on VLSI Design and Test (VDAT)","author":"M"},{"issue":"3","key":"ref3","first-page":"1076","article-title":"Optimal Design for High Performance Computing Systems Based on 5-Stage Pipeline 32-bit RISC-V Processor","volume":"32","author":"Kumar"},{"issue":"1","key":"ref4","first-page":"237","article-title":"Design a 5-stage pipeline RISC-V CPU and optimise its ALU","volume":"34","author":"Deng"},{"key":"ref5","article-title":"A handy systematic method for data hazards detection in an instruction set of a pipelined microprocessor","author":"Mahran"},{"key":"ref6","doi-asserted-by":"crossref","article-title":"SSR: A Stall Scheme Reducing Bubbles in Load-Use Hazard of RISC-V Pipeline","author":"Su","DOI":"10.1007\/978-3-030-44041-1_50"},{"issue":"2","key":"ref7","first-page":"632","article-title":"Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency","volume":"15","author":"Jin"},{"issue":"1","key":"ref8","first-page":"9","article-title":"A Fresh View on the Microarchitectural Design of FPGA-Based RISC CPUs in the IoT Era","volume":"9","author":"Scotti"},{"key":"ref9","article-title":"RVCoreP-32IM: An effective architecture to implement mul\/div instructions for five stage RISC-V soft processors","author":"Islam"},{"key":"ref10","article-title":"An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation","author":"Qiu"},{"issue":"12","key":"ref11","first-page":"2983","article-title":"Fast, Accurate Processor Evaluation Through Heterogeneous, Sample-Based Benchmarking","volume":"32","author":"Prieto"},{"issue":"12","key":"ref12","first-page":"2494","article-title":"RVCoreP : An optimized RISC-V soft processor of five-stage pipelining","volume":"E103.D","author":"Miyazaki"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.14569\/IJACSA.2024.0150229"},{"key":"ref14","doi-asserted-by":"crossref","article-title":"Wildcat: Educational RISC-V Microprocessors","author":"Schoeberl","DOI":"10.1007\/978-3-032-03281-2_13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11704-013-2260-x"},{"key":"ref16","article-title":"SpinalHDL","author":"Papon"}],"event":{"name":"2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW)","location":"Hyderabad, India","start":{"date-parts":[[2025,12,17]]},"end":{"date-parts":[[2025,12,20]]}},"container-title":["2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11459184\/11459197\/11459259.pdf?arnumber=11459259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T05:03:09Z","timestamp":1775192589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11459259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,17]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hipcw66559.2025.00023","relation":{},"subject":[],"published":{"date-parts":[[2025,12,17]]}}}