{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T07:18:13Z","timestamp":1775200693579,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T00:00:00Z","timestamp":1765929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T00:00:00Z","timestamp":1765929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,12,17]]},"DOI":"10.1109\/hipcw66559.2025.00061","type":"proceedings-article","created":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T19:48:12Z","timestamp":1775159292000},"page":"213-214","source":"Crossref","is-referenced-by-count":0,"title":["Frequency Throttling on GPUs"],"prefix":"10.1109","author":[{"given":"Sahil","family":"Kokare","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Madras,Dept. of Computer Science & Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricky","family":"Dev","sequence":"additional","affiliation":[{"name":"KLA Corporation,AI & Advanced Computing Lab,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradeep","family":"Ramachandran","sequence":"additional","affiliation":[{"name":"KLA Corporation,AI & Advanced Computing Lab,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rupesh","family":"Nasre","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Madras,Dept. of Computer Science & Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4302-6638-9"},{"key":"ref2","first-page":"46","author":"Jia","year":"2019","journal-title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking Technical Report"},{"key":"ref3","volume-title":"cuBLAS Library"},{"key":"ref4","volume-title":"NVIDIA Management Library"}],"event":{"name":"2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW)","location":"Hyderabad, India","start":{"date-parts":[[2025,12,17]]},"end":{"date-parts":[[2025,12,20]]}},"container-title":["2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11459184\/11459197\/11459303.pdf?arnumber=11459303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T05:03:31Z","timestamp":1775192611000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11459303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,17]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/hipcw66559.2025.00061","relation":{},"subject":[],"published":{"date-parts":[[2025,12,17]]}}}