{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T07:18:01Z","timestamp":1775200681791,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T00:00:00Z","timestamp":1765929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T00:00:00Z","timestamp":1765929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,12,17]]},"DOI":"10.1109\/hipcw66559.2025.00109","type":"proceedings-article","created":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T19:48:12Z","timestamp":1775159292000},"page":"309-310","source":"Crossref","is-referenced-by-count":0,"title":["Dissecting the NVIDIA RTX Blackwell Architecture with Microbenchmarks"],"prefix":"10.1109","author":[{"given":"Aaron","family":"Jarmusch","sequence":"first","affiliation":[{"name":"University of Delaware,Newark,US"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan","family":"Graddon","sequence":"additional","affiliation":[{"name":"University of Delaware,Newark,US"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunita","family":"Chandrasekaran","sequence":"additional","affiliation":[{"name":"University of Delaware,Newark,US"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"NVIDIA H100 Tensor Core GPU Architecture","year":"2022"},{"key":"ref2","volume-title":"NVIDIA RTX BLACKWELL GPU ARCHITECTURE","year":"2025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"ref4","article-title":"Dissecting the NVIDIA volta GPU architecture via microbenchmarking","volume-title":"CoRR","volume":"1804.06826","author":"Jia","year":"2018"},{"key":"ref5","article-title":"Dissecting the nvidia turing T4 GPU via microbenchmarking","volume-title":"CoRR","volume":"1903.07486","author":"Jia","year":"2019"},{"key":"ref6","article-title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","author":"Luo","year":"2025"}],"event":{"name":"2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW)","location":"Hyderabad, India","start":{"date-parts":[[2025,12,17]]},"end":{"date-parts":[[2025,12,20]]}},"container-title":["2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11459184\/11459197\/11459272.pdf?arnumber=11459272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T05:03:18Z","timestamp":1775192598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11459272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,17]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/hipcw66559.2025.00109","relation":{},"subject":[],"published":{"date-parts":[[2025,12,17]]}}}