{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:54:32Z","timestamp":1725479672040},"reference-count":4,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2002.1224440","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:56:02Z","timestamp":1065020162000},"page":"121-124","source":"Crossref","is-referenced-by-count":0,"title":["Verification of a DSP IP cores by model checking"],"prefix":"10.1109","author":[{"given":"H.N.","family":"Nguyen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Koumou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Candaele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sarlotte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Antoine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Emeriau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Reference Manual META Symbiose","article-title":"The Model Checker Logan","year":"2001","key":"ref4"},{"key":"ref3","article-title":"Verification of IPs Interconnection","author":"nguyen","year":"2000","journal-title":"SoC Design and Verification Training Course organized by D&R Grenoble"},{"key":"ref2","article-title":"Application of Formal Techniques to Hardware and Protocol Verification","author":"nguyen","year":"2000","journal-title":"Medea Conference"},{"key":"ref1","article-title":"An Application of Model Checking","author":"nguyen","year":"0","journal-title":"DATE'2000"}],"event":{"name":"IEEE International High Level Design Validation and Test Workshop (HLDVT'02)","acronym":"HLDVT-02","location":"Cannes, France"},"container-title":["Seventh IEEE International High-Level Design Validation and Test Workshop, 2002."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8669\/27468\/01224440.pdf?arnumber=1224440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:41:09Z","timestamp":1489430469000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1224440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2002.1224440","relation":{},"subject":[]}}