{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T18:40:07Z","timestamp":1746038407193},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2002.1224444","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:56:02Z","timestamp":1065005762000},"page":"145-150","source":"Crossref","is-referenced-by-count":41,"title":["X-Gen: a random test-case generator for systems and SoCs"],"prefix":"10.1109","author":[{"given":"R.","family":"Emek","sequence":"first","affiliation":[]},{"given":"I.","family":"Jaeger","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Naveh","sequence":"additional","affiliation":[]},{"given":"G.","family":"Bergman","sequence":"additional","affiliation":[]},{"given":"G.","family":"Aloni","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Katz","sequence":"additional","affiliation":[]},{"given":"M.","family":"Farkash","sequence":"additional","affiliation":[]},{"given":"I.","family":"Dozoretz","sequence":"additional","affiliation":[]},{"given":"A.","family":"Goldin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/sj.413.0386"},{"journal-title":"Writing Testbenches Functional Verification of HDL Models","year":"2000","author":"bergeron","key":"ref3"},{"journal-title":"The Art of Verification with Vera Verification Central","year":"2001","author":"haque","key":"ref6"},{"journal-title":"Verisity Design Spec-based verification","year":"0","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0004-3702(77)90007-8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.249960"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224432"}],"event":{"name":"IEEE International High Level Design Validation and Test Workshop (HLDVT'02)","acronym":"HLDVT-02","location":"Cannes, France"},"container-title":["Seventh IEEE International High-Level Design Validation and Test Workshop, 2002."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8669\/27468\/01224444.pdf?arnumber=1224444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:41:13Z","timestamp":1489416073000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1224444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2002.1224444","relation":{},"subject":[]}}