{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:44:30Z","timestamp":1725500670056},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2002.1224447","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:56:02Z","timestamp":1065005762000},"page":"165-168","source":"Crossref","is-referenced-by-count":1,"title":["A simple and effective compression scheme for test pins reduction"],"prefix":"10.1109","author":[{"given":"M.-L.","family":"Flottes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Poirier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"604","article-title":"Improving ratio, area overhead, and test application time for system-on-a-chip test data compression\/decompression","author":"al-hashimi","year":"0","journal-title":"DATE'02"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766654"},{"key":"ref10","first-page":"151","article-title":"Test volume application time reduction through scan chain concealment","author":"orailoglu","year":"0","journal-title":"DAC01"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894274"},{"key":"ref7","first-page":"291","article-title":"Two-dimensional test data compression for scan-based deterministic BIST","author":"liang","year":"0","journal-title":"ETW'01"},{"key":"ref2","first-page":"54","article-title":"A geometric-primitives-based compression scheme for testing system-on-chip","author":"el-maleh","year":"0","journal-title":"VTS01"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966670"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843834"}],"event":{"name":"IEEE International High Level Design Validation and Test Workshop (HLDVT'02)","acronym":"HLDVT-02","location":"Cannes, France"},"container-title":["Seventh IEEE International High-Level Design Validation and Test Workshop, 2002."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8669\/27468\/01224447.pdf?arnumber=1224447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:35:38Z","timestamp":1489415738000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1224447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2002.1224447","relation":{},"subject":[]}}