{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:37:21Z","timestamp":1742398641857},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2002.1224449","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:56:02Z","timestamp":1065005762000},"page":"175-180","source":"Crossref","is-referenced-by-count":2,"title":["Test generation for hardware-software covalidation using non-linear programming"],"prefix":"10.1109","author":[{"family":"Fei Xin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.G.","family":"Harris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889554"},{"journal-title":"Verilog HDL","year":"1996","author":"palnitkar","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MS.1985.230351"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(00)00088-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/129393.129398"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1145\/277044.277187","article-title":"Functional vector generation for HDL models using linear programming and 3-satisfiability","author":"fallah","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"GNU Prolog A Native Prolog Compiler with Constraint Solving over Finite Domains The GNU Project","year":"1999","author":"diaz","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.386221"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639688"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889553"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972812"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2001.966703","article-title":"A validation fault model for timing-induced functional errors","author":"zhang","year":"2001","journal-title":"International Test Conference"},{"key":"ref9","first-page":"385","article-title":"Automatic test bench generation for validation of RT-Ievel descriptions:. an industrial ex-perience","author":"corno","year":"2000","journal-title":"Design Automation and Test in Europe"}],"event":{"name":"IEEE International High Level Design Validation and Test Workshop (HLDVT'02)","acronym":"HLDVT-02","location":"Cannes, France"},"container-title":["Seventh IEEE International High-Level Design Validation and Test Workshop, 2002."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8669\/27468\/01224449.pdf?arnumber=1224449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:57:32Z","timestamp":1497560252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1224449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2002.1224449","relation":{},"subject":[]}}