{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:26:38Z","timestamp":1742379998530},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2003.1252468","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T22:17:26Z","timestamp":1080685046000},"page":"11-16","source":"Crossref","is-referenced-by-count":1,"title":["Software-based self-test methodology for crosstalk faults in processors"],"prefix":"10.1109","author":[{"family":"Xiaoliang Bai","sequence":"first","affiliation":[]},{"family":"Li Chen","sequence":"additional","affiliation":[]},{"given":"S.","family":"Dey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref11","first-page":"273","article-title":"Automatic test knowledge extraction from VHDL (ATKET)","author":"vishahantaiah","year":"1992","journal-title":"Proc 20thDesign Automation Conference"},{"key":"ref12","first-page":"647","article-title":"Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor","author":"tupuri","year":"1999","journal-title":"Proc 36th Design Automation Conference"},{"article-title":"Embedded Software-Based Self-Test for System-on-a-Chip Design","year":"2002","author":"lai","key":"ref13"},{"key":"ref14","first-page":"1080","article-title":"Test program synthesis for path delay faults in microprocessor cores","author":"lai","year":"2000","journal-title":"Proc Intl Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"},{"year":"2001","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639687"},{"key":"ref18","first-page":"112","article-title":"ATPG for Crosstalk using Hybrid Structural SAT","author":"bai","year":"2003","journal-title":"Proc Intl Test Conference"},{"year":"0","key":"ref19"},{"key":"ref4","article-title":"Limitations of Structural Delay Tests","author":"mak","year":"2003","journal-title":"Gigascale Systems Research Center (GSRC) talk topic"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041837"},{"key":"ref6","first-page":"990","article-title":"Native model functional test generation for processors with applications to self test and design validation","author":"shen","year":"1998","journal-title":"Proc Intl Test Conf"},{"year":"2001","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766644"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843853"},{"year":"0","key":"ref20"},{"key":"ref22","first-page":"177","article-title":"Noise-Aware Driver Modeling","author":"bai","year":"2003","journal-title":"Proc of International Symposium on Quality Electronic Design"},{"year":"0","key":"ref21"}],"event":{"name":"Eighth IEEE International High-Level Design Validation and Test Workshop","acronym":"HLDVT-03","location":"San Francisco, CA, USA"},"container-title":["Eighth IEEE International High-Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8873\/28031\/01252468.pdf?arnumber=1252468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:51:01Z","timestamp":1489456261000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1252468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2003.1252468","relation":{},"subject":[]}}