{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:05Z","timestamp":1730224985710,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2003.1252486","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T17:17:26Z","timestamp":1080667046000},"page":"129-134","source":"Crossref","is-referenced-by-count":0,"title":["Matching in the presence of don't cares and redundant sequential elements for sequential equivalence checking"],"prefix":"10.1109","author":[{"given":"S.","family":"Rahim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Torres","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Rampon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"138","article-title":"Using Combinational Verification for Sequential Circuits","author":"singhal","year":"0","journal-title":"(DATE '99)"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.1998.144324"},{"key":"ref10","first-page":"3658","article-title":"Verification of synchronous Sequential Machines based on symbolic execution","volume":"89","author":"coudert","year":"0","journal-title":"LNCS Automatic Verification Methods for Finite State Systems"},{"key":"ref6","first-page":"145","article-title":"An ATPG-based Framework for Verifying Sequential Equivalence","author":"huang","year":"1996","journal-title":"IEEE ITC"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/DAC.1996.545619"},{"year":"1997","author":"vaneijk","journal-title":"Formal methods for the verification of digital circuits","key":"ref5"},{"year":"0","author":"brayton","article-title":"sequential equivalence checking Logic synthesis and verification","key":"ref8"},{"key":"ref7","first-page":"150","article-title":"Formally Verified Redundancy Removal","author":"hendriex","year":"0","journal-title":"DATE 99"},{"key":"ref2","first-page":"305","article-title":"A Practical and Efficient Method for Compare-point Matching","author":"damiano","year":"2002","journal-title":"DAC"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCAD.1998.144325"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/DATE.1998.655922"}],"event":{"acronym":"HLDVT-03","name":"Eighth IEEE International High-Level Design Validation and Test Workshop","location":"San Francisco, CA, USA"},"container-title":["Eighth IEEE International High-Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8873\/28031\/01252486.pdf?arnumber=1252486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:33:54Z","timestamp":1489440834000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1252486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2003.1252486","relation":{},"subject":[]}}