{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:28:00Z","timestamp":1761323280627},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2003.1252491","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T17:17:26Z","timestamp":1080667046000},"page":"163-168","source":"Crossref","is-referenced-by-count":14,"title":["Genetic algorithms: the philosopher's stone or an effective solution for high-level TPG?"],"prefix":"10.1109","author":[{"given":"A.","family":"Fin","sequence":"first","affiliation":[]},{"given":"F.","family":"Fummi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990286"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45365-2_31"},{"key":"ref12","first-page":"658","article-title":"LAERTE++: an Object Oriented High-level TPG for SystemC Designs","author":"fin","year":"2003","journal-title":"Proc of ECSI FDL"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887180"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889551"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743202"},{"key":"ref16","first-page":"521","article-title":"A Genetic Testing Framework for Digital Integrated Circuits","author":"yu","year":"2002","journal-title":"Proc IEEE ICT"},{"key":"ref17","first-page":"107","article-title":"Functional Test Generation: Overview and Proposal of a Hybrid Genetic Approach","author":"ferrandi","year":"2002","journal-title":"Research on Evolutionary Design Algorithms for Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012275631257"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.541447"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1993.669663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.511578"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527955"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582325"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.658571"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279372"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"ref1"},{"key":"ref9","first-page":"225","article-title":"Diagnostic Test Generation for Sequential Circuits","author":"yu","year":"2000","journal-title":"Proc IEEE-ITC"},{"year":"0","key":"ref20"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"}],"event":{"name":"Eighth IEEE International High-Level Design Validation and Test Workshop","acronym":"HLDVT-03","location":"San Francisco, CA, USA"},"container-title":["Eighth IEEE International High-Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8873\/28031\/01252491.pdf?arnumber=1252491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:16:12Z","timestamp":1489439772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1252491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2003.1252491","relation":{},"subject":[]}}