{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:34:26Z","timestamp":1725532466974},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/hldvt.2004.1431251","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"115-120","source":"Crossref","is-referenced-by-count":0,"title":["On code coverage measurement for Verilog-A"],"prefix":"10.1109","author":[{"family":"Yuan-Bin Sha","sequence":"first","affiliation":[]},{"family":"Mu-Shun Lee","sequence":"additional","affiliation":[]},{"family":"Chien-Nan Jimmy Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782237"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266359"},{"key":"1","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1145\/277044.277210","article-title":"Functional verification of large ASICs","author":"evans","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"IEEE Standard VHDL Analog and Mixed-Signal Extensions","year":"1999","key":"7"},{"journal-title":"Verilog-AMS Language Reference Manual 2 0","year":"2000","key":"6"},{"key":"5","article-title":"Verification methodology manual for code coverage in HDL designs","author":"dempster","year":"2000","journal-title":"Teamwork International"},{"key":"4","article-title":"Coverage analysis techniques for HDL design validation","author":"jou","year":"1999","journal-title":"Proc of 6th Asia Pacific Conference on CHip Design Languages"},{"journal-title":"Communication System and Techniques","year":"1966","author":"schwartz","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/54.500197"}],"event":{"name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","start":{"date-parts":[[2004,11,10]]},"location":"Sonoma Valley, CA, USA","end":{"date-parts":[[2004,11,12]]}},"container-title":["Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9785\/30870\/01431251.pdf?arnumber=1431251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:01:44Z","timestamp":1497765704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1431251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2004.1431251","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}