{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:10Z","timestamp":1730224990459,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/hldvt.2004.1431252","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"121-126","source":"Crossref","is-referenced-by-count":7,"title":["On identifying functionally untestable transition faults"],"prefix":"10.1109","author":[{"given":"X.","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240605"},{"key":"13","first-page":"163","article-title":"A graph traversal based framework for sequential logic implication with an application to C-cycle redundancy identification","author":"zhao","year":"2001","journal-title":"Proceedings of VLSIDESIGN"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600290"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.277629"},{"key":"2","first-page":"175","article-title":"Constrained ATPG for broadside transition testing","author":"liu","year":"2003","journal-title":"Proc of DFT"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.238038"},{"key":"7","article-title":"Identifying untestable transiiton faults in latch based designs with multiple clocks","author":"syal","year":"2004","journal-title":"Proc of ITC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240870"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643606"},{"key":"4","first-page":"992","article-title":"Efficient identification of non-robustly untestable path delay faults","author":"li","year":"1997","journal-title":"Proc of ITC"},{"key":"9","first-page":"25","article-title":"A method to calculate necessary assignments in ATPG","author":"rajski","year":"1990","journal-title":"Proceedings of ITC"},{"key":"8","article-title":"Transition fault testing for sequential circuits","volume":"12","author":"cheng","year":"1993","journal-title":"Trans CAD"}],"event":{"name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","start":{"date-parts":[[2004,11,10]]},"location":"Sonoma Valley, CA, USA","end":{"date-parts":[[2004,11,12]]}},"container-title":["Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9785\/30870\/01431252.pdf?arnumber=1431252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T14:25:49Z","timestamp":1489501549000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1431252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2004.1431252","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}