{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:14:24Z","timestamp":1725804864730},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/hldvt.2004.1431261","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"155-160","source":"Crossref","is-referenced-by-count":1,"title":["Assertion-based power\/performance analysis of network processor architectures"],"prefix":"10.1109","author":[{"given":"J.","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Balarin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Intel IXP2400 Network Processor","year":"2004","key":"3"},{"journal-title":"IXP1200 Network Processor Family Hardware Reference Manual","year":"2001","key":"2"},{"journal-title":"Intel XScale Microarchitecture","year":"2004","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2003.1252479"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219045"},{"key":"5","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"journal-title":"Intel IXP2800 Network Processor","year":"2004","key":"4"},{"key":"9","article-title":"Nepsim: A network processor simulator with power evaluation framework","author":"luo","year":"2004","journal-title":"IEEE MICRO Special Issue on Network Processors"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2004.1269218","article-title":"Utilizing formal assertions for system design of network processors","author":"chen","year":"2004","journal-title":"Proceedings of Design Automation and Test in Europe"}],"event":{"name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","start":{"date-parts":[[2004,11,10]]},"location":"Sonoma Valley, CA, USA","end":{"date-parts":[[2004,11,12]]}},"container-title":["Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9785\/30870\/01431261.pdf?arnumber=1431261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:01:44Z","timestamp":1497765704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1431261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2004.1431261","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}