{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:04:05Z","timestamp":1725656645446},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/hldvt.2004.1431266","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"173-178","source":"Crossref","is-referenced-by-count":3,"title":["Analysis of the influence of processor hidden registers on the accuracy of fault injection techniques"],"prefix":"10.1109","author":[{"given":"D.","family":"Gil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Gracia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.C.","family":"Baraza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.J.","family":"Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Contribucio?n a la Validacio?n de Sistemas Complejos Tolerantes a Fallos Nuevos Modelos de Fallos Y Te?cnicas de Inyeccio?n de Fallos","year":"2003","author":"baraza","key":"19"},{"journal-title":"Failure Mechanisms in Semiconductor Devices","year":"1997","author":"amerasekera","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"journal-title":"PIC16C5X","year":"2000","key":"15"},{"journal-title":"MC8051 IP-core","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-48711-X_10"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(01)00036-4"},{"journal-title":"Sur la Validation des Syste?mes Tole?rant Les Fautes Injection de Fautes Dans des Mode?les de Simulation VHDL","year":"1994","author":"jenn","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030193"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-48711-X_4"},{"key":"2","first-page":"199","article-title":"RIFLE: A general purpose pin-level fault injector","author":"madeira","year":"1994","journal-title":"Proceedings 1st European Dependable Computing Conference (EDCC-1)"},{"journal-title":"Deliverable ETIE2 of Dependability Benchmarking Project (DBench)","article-title":"Fault representativeness","year":"2002","key":"1"},{"key":"10","article-title":"On the use of VHDL simulation and emulation to derive error rates","author":"lima","year":"2001","journal-title":"Proceedings 6th European Conference on Radiation and Its Effects on Components and Systems (RADECS 2001)"},{"key":"7","article-title":"Use of heavy-ion radiation from 252-californium for fault injection experiments","author":"karlsson","year":"1989","journal-title":"Proceedings 1st International Working Conference on Dependable Computing for Critical Applications (DCCA-1)"},{"journal-title":"Disen?o y Validation de Nodos de Proceso Tolerantes a Fallos de Sistemas Industriales Distribuidos","year":"1999","author":"campelo","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DCFTS.1999.814288"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/32.666826"},{"key":"9","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/DFTVS.2001.966776","article-title":"A low-cost hardware approach to dependability validation of IPs","author":"leveugle","year":"2001","journal-title":"Proceedings 2001 International Symposium on Defect and Fault Tolerance (DFT'01)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614076"}],"event":{"name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","start":{"date-parts":[[2004,11,10]]},"location":"Sonoma Valley, CA, USA","end":{"date-parts":[[2004,11,12]]}},"container-title":["Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9785\/30870\/01431266.pdf?arnumber=1431266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:01:44Z","timestamp":1497765704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1431266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2004.1431266","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}