{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:33:54Z","timestamp":1725392034600},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/hldvt.2004.1431267","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"179-184","source":"Crossref","is-referenced-by-count":5,"title":["On equivalence checking between behavioral and RTL descriptions"],"prefix":"10.1109","author":[{"given":"M.","family":"Fujita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1145\/500001.500019","article-title":"the standard specc language","author":"fujita","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"16","article-title":"Program slicing for system level designs in SpecC","author":"tanabe","year":"2004","journal-title":"International Conference on Advances in Computer Science and Technology"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1007\/3-540-48153-2_22","article-title":"Program slicing for VHDL","author":"clarke","year":"1999","journal-title":"Proc Correct Hardware Designs and Verification Methods"},{"journal-title":"SoC Environment","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337339"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219026"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012606"},{"journal-title":"Program Slices Formal Psychological and Practical Investigations of An Automatic Program Abstraction","year":"1979","author":"weiser","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217564"},{"key":"5","article-title":"An efficient equivalence checking of similar C descriptions with use of the textual difference","author":"matsumoto","year":"2004","journal-title":"IWLS 2004"},{"journal-title":"Formal Sequential Equivalence Checking of Digital Systems by Symbolic Simulation","year":"2000","author":"ritter","key":"4"},{"journal-title":"Boolean Programs A Model and Process for SoftwareAnalysis","year":"0","author":"ball","key":"9"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45657-0_40","article-title":"CVC: A cooperating validity checker","author":"stump","year":"2002","journal-title":"Proc Int Conf Computer Aided Verification"}],"event":{"name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","start":{"date-parts":[[2004,11,10]]},"location":"Sonoma Valley, CA, USA","end":{"date-parts":[[2004,11,12]]}},"container-title":["Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9785\/30870\/01431267.pdf?arnumber=1431267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:01:44Z","timestamp":1497765704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1431267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2004.1431267","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}