{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:33:27Z","timestamp":1725471207592},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2005.1568811","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"37-44","source":"Crossref","is-referenced-by-count":1,"title":["Establishing latch correspondence for embedded circuits of PowerPC microprocessors"],"prefix":"10.1109","author":[{"given":"H.","family":"Anand","sequence":"first","affiliation":[]},{"given":"J.","family":"Bhadra","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sen","sequence":"additional","affiliation":[]},{"given":"M.S.","family":"Abadir","sequence":"additional","affiliation":[]},{"given":"K.G.","family":"Davis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(98)00014-5"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041763"},{"key":"12","article-title":"Enhanced Equivalence Checking: Toward a Solidarity of Functional Verification and Manufacturing Test Generation","author":"bhadra","year":"2004","journal-title":"IEEE Design and Test"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219042"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655922"},{"key":"10","article-title":"Design Constraints in Symbolic Model Checking","author":"kaufmann","year":"1998","journal-title":"Proc of CAV"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144324"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.180261"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012640"},{"article-title":"Apparatus and Method for Deriving Correspondence between storage elements of a First Circuit Model and storage Elements of a Second Circuit Model","year":"0","author":"cho","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/54.895007"},{"year":"0","key":"8"}],"event":{"name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","location":"Napa Valley, CA, USA"},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568811.pdf?arnumber=1568811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:48:21Z","timestamp":1489524501000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568811","relation":{},"subject":[]}}