{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:58:10Z","timestamp":1729630690632,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2005.1568812","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"45-51","source":"Crossref","is-referenced-by-count":10,"title":["Sequential equivalence checking based on k-th invariants and circuit SAT solving"],"prefix":"10.1109","author":[{"given":"F.","family":"Lu","sequence":"first","affiliation":[]},{"given":"K.-T.","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1007\/3-540-45657-0_12","article-title":"Property checking via structure model analysis","author":"baumgarter","year":"2002","journal-title":"Proc Workshop Computer Aided Verification (CAV)"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382542"},{"key":"18","first-page":"193","article-title":"Symbolic model checking without BDDs","author":"biere","year":"1999","journal-title":"Proc Int Conf Tools and Algorithms for Construction and Analysis of Systems (TACAS)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.55"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998262"},{"key":"14","article-title":"Kwang-Ting Cheng, A circuit SAT solver with signal correlation guided learning","author":"feng","year":"2003","journal-title":"Proc European Design and Test Conference"},{"key":"11","first-page":"534","article-title":"Verify Large Synthesized Designs","author":"brand","year":"1993","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"21","first-page":"1","volume":"2725","author":"mcmillan","year":"2003","journal-title":"Interpolation and SAT based Model Checking Proc of Int Conf Computer-Aided Verification"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-36384-X_24","article-title":"Efficient computation of recurrence diameters","author":"kroening","year":"2003","journal-title":"Proc Int Conf Verification Model Checking Abstract Interpretation"},{"key":"22","first-page":"108","article-title":"Checking Safety Properties Using Induction and a SAT-Solver","author":"sheeran","year":"2000","journal-title":"Proc of Int Conf Formal Methods in Computer-Aided Design"},{"year":"0","key":"23"},{"key":"24","first-page":"250","volume":"2404","author":"mcmillan","year":"2002","journal-title":"Applying SAT methods in unbounded symbolic model checking Proc of Int Conf Computer-Aided Verification"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776043"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378470"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.180261"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129859"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.79502"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.851997"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.859539"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811446"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569807"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25661"},{"key":"8","first-page":"372","article-title":"SAT-bsed verification without state space traversal","author":"bjesse","year":"2000","journal-title":"FMCAD"}],"event":{"name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","location":"Napa Valley, CA, USA"},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568812.pdf?arnumber=1568812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T22:30:11Z","timestamp":1497652211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568812","relation":{},"subject":[]}}