{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:45:48Z","timestamp":1725615948725},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2005.1568818","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"79-86","source":"Crossref","is-referenced-by-count":16,"title":["A software test program generator for verifying system-on-chips"],"prefix":"10.1109","author":[{"given":"A.","family":"Cheng","sequence":"first","affiliation":[]},{"family":"Cheng-Chew Lim","sequence":"additional","affiliation":[]},{"given":"A.","family":"Parashkevov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"67","article-title":"Methodology for hardware\/software co-verification in C\/C++","author":"semeria","year":"1999","journal-title":"Proc IEEE Int High Level Design Validation and Test Workshop (HLDVT)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2004.10047"},{"key":"10","first-page":"368","article-title":"Evolutionary test program induction for microprocessor design verification","author":"corno","year":"2002","journal-title":"Asian Test Symposium"},{"journal-title":"IC\/ASIC Functional Verification Study","year":"2002","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240574"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.386220"},{"key":"5","first-page":"454","article-title":"Architectural verification of processors ssing symbolic instruction graphs","author":"chandra","year":"1994","journal-title":"IEEE International Conference on Computer Design"},{"article-title":"A survey of HW\/SW cosimulation techniques and tools","year":"1998","author":"hubert","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743296"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253736"},{"year":"0","key":"12"}],"event":{"name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","location":"Napa Valley, CA, USA"},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568818.pdf?arnumber=1568818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T16:17:26Z","timestamp":1489508246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568818","relation":{},"subject":[]}}