{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:27:41Z","timestamp":1747805261106,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2005.1568819","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"87-93","source":"Crossref","is-referenced-by-count":5,"title":["Stimulus generation for interface protocol verification using the non-deterministic extended finite state machine model"],"prefix":"10.1109","author":[{"family":"Che-Hua Shih","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Juinn-Dar Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jing-Yang Jou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.1999.802094"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/157485.164585","article-title":"automatic functional test generation using the extended finite state machine model","author":"cheng","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP.1996.564905"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270852"},{"key":"14","first-page":"229","article-title":"A Unified Method for the Specification and Verification of Protocols","author":"bochmann","year":"1977","journal-title":"Proc Int Federation Inform Processing Congress"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775909"},{"key":"12","first-page":"142","article-title":"A Framework for Constrained Functional Verification","author":"yuan","year":"2003","journal-title":"Proceedings of the 2003 IEEE\/ACM International Conference on Computer-aided Design"},{"year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012607"},{"key":"20","article-title":"Specification for the: WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores","volume":"3","year":"2002","journal-title":"Rev B"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954716"},{"key":"1","first-page":"335","article-title":"Monitor-based Formal Specification of PCI","author":"shimizu","year":"2000","journal-title":"Proceedings of the 3th International Conference on Formal Methods in Computer-Aided Design"},{"key":"10","first-page":"123","article-title":"Simplifying Boolean Constraint Solving for Random Simulation-Vector Generation","author":"yuan","year":"2002","journal-title":"Proceedings of the 2002 IEEE\/ACM international conference on Computer-aided design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253810"},{"key":"6","first-page":"328","article-title":"On Compliance Test of On-Chip Bus for SOC","author":"lin","year":"2004","journal-title":"Proceedings of the Asia and South Pacific Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253709"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159685"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012732"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"}],"event":{"name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","location":"Napa Valley, CA, USA"},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568819.pdf?arnumber=1568819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T22:30:11Z","timestamp":1497652211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568819\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568819","relation":{},"subject":[]}}