{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:11:24Z","timestamp":1725653484998},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/hldvt.2005.1568820","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"94-101","source":"Crossref","is-referenced-by-count":1,"title":["DVGen: a test generator for the transmeta Efficeon VLIW processor"],"prefix":"10.1109","author":[{"given":"K.D.","family":"Rich","sequence":"first","affiliation":[]},{"given":"S.G.","family":"Govindaraju","sequence":"additional","affiliation":[]},{"given":"R.","family":"Shaw","sequence":"additional","affiliation":[]},{"given":"D.","family":"Dobrikin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The technology behind Crusoe processors","year":"2000","author":"klaiber","key":"13"},{"key":"11","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1145\/196244.196575","article-title":"formally verifying a microprocessor using a simulation methodology","author":"beatty","year":"1994","journal-title":"31st Design Automation Conference"},{"journal-title":"The Scheme Programming Language","year":"2002","author":"dybvig","key":"12"},{"key":"3","first-page":"580","article-title":"Automatic Test Program Generation for Pipelined Processors","author":"iwashita","year":"1994","journal-title":"ICCAD '94 Proceedings of the 1994 IEEE\/ACM international conference on Computer-aided design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.386220"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331949"},{"journal-title":"Model-Based Test Generation for Processor Design Verification","year":"1994","author":"lichtenstein","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307540"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/26.111442"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569537"},{"key":"4","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1145\/223982.224450","article-title":"Architecture validation for processors","author":"ho","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217542"}],"event":{"name":"Tenth Annual IEEE International High-Level Design Validation and Test Workshop","start":{"date-parts":[[2005,11,30]]},"location":"Napa Valley, CA","end":{"date-parts":[[2005,12,2]]}},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568820.pdf?arnumber=1568820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T06:32:10Z","timestamp":1683354730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568820","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}