{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:12:26Z","timestamp":1725491546258},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2005.1568822","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"105-111","source":"Crossref","is-referenced-by-count":0,"title":["Reuse in system-level stimuli-generation"],"prefix":"10.1109","author":[{"given":"Y.","family":"Katz","sequence":"first","affiliation":[]},{"given":"I.","family":"Jaeger","sequence":"additional","affiliation":[]},{"given":"R.","family":"Emek","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Lichtenstein","sequence":"additional","affiliation":[]},{"given":"A.","family":"Romonosky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347923"},{"journal-title":"Measuring Software Reuse Principles Practices and Economic Models","year":"1996","author":"poulin","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"journal-title":"Design Verification with e","year":"2003","author":"palnitkar","key":"3"},{"journal-title":"Extensions to Verilog","year":"0","author":"accellera's","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0302-6"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/sj.413.0386"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.249960"},{"year":"0","key":"5"},{"journal-title":"The Art of Verification with Vera Verification Central","year":"2001","author":"haque","key":"4"},{"year":"0","key":"9"},{"key":"8","article-title":"Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification","author":"allon","year":"2004","journal-title":"IEEE Design & Test of Computers"}],"event":{"name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","location":"Napa Valley, CA, USA"},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568822.pdf?arnumber=1568822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:16:29Z","timestamp":1489529789000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568822","relation":{},"subject":[]}}