{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:12Z","timestamp":1730224992889,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hldvt.2005.1568836","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"192-199","source":"Crossref","is-referenced-by-count":0,"title":["B-cubing theory: new possibilities for efficient SAT-solving"],"prefix":"10.1109","author":[{"given":"D.","family":"Babic","sequence":"first","affiliation":[]},{"given":"J.","family":"Bingham","sequence":"additional","affiliation":[]},{"given":"A.J.","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Propositional Satisfiability Algorithms in EDA Applications","year":"2001","author":"prasad","key":"19"},{"journal-title":"Backtrack Search Algorithms for Propositional Logic Satisfiability Review and Innovations","year":"2002","author":"nadel","key":"17"},{"key":"18","first-page":"560","article-title":"A boolean satisfiability-based incremental rerouting approach with application to FPGAs","author":"nam","year":"2001","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"15","first-page":"1","article-title":"Interpolation and SAT-based model checking","volume":"2725","author":"mcmillan","year":"2003","journal-title":"LNCS"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"13","first-page":"366","article-title":"Heuristics Based on Unit Propagation for Satisfiability Problems","volume":"1","author":"li","year":"1997","journal-title":"IJCAI"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/BF00881805"},{"key":"12","first-page":"291","article-title":"Integrating equivalency reasoning into davisputnam procedure","author":"li","year":"2000","journal-title":"AAAI National Conference on Artificial Intelligence"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6377(98)00052-2"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(99)00135-3"},{"key":"23","first-page":"375","article-title":"Functional test generation using constraint logic programming","author":"zeng","year":"2001","journal-title":"11th International Conference on VLSI\/SOC"},{"key":"24","article-title":"An efficient Algorithm for Unit Propagation","author":"zhang","year":"1996","journal-title":"Proc Fourth Int'l Symp Artificial Intelligence and Math (AI-MATH '96)"},{"key":"25","first-page":"279","article-title":"Efficient conflict driven learning in a boolean satisfiability solver","author":"zhang","year":"2001","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"26","first-page":"295","article-title":"The quest for efficient boolean satisfiability solvers","author":"zhang","year":"2002","journal-title":"Proceedings of the 17th International Conference on Automated Deduction"},{"key":"3","first-page":"613","article-title":"Enhancing Davis Putnam with Extended Binary Clause Reasoning","author":"bacchus","year":"2002","journal-title":"Proc of the National Conference on Artificial Intelligence (AAAI)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466203"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/11527695_12"},{"key":"1","first-page":"744","article-title":"Efficient SAT Solving: Beyond Supercubes","author":"babic?","year":"2005","journal-title":"42nd Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/368273.368557"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2003.1250265"},{"key":"4","first-page":"341","article-title":"Effective Preprocessing with Hyper-Resolution and Equality Reduction","author":"bacchus","year":"2003","journal-title":"SAT"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998261"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/321033.321034"}],"event":{"name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","location":"Napa Valley, CA, USA"},"container-title":["Tenth IEEE International High-Level Design Validation and Test Workshop, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10490\/33246\/01568836.pdf?arnumber=1568836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:47:11Z","timestamp":1489524431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2005.1568836","relation":{},"subject":[]}}