{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:01:39Z","timestamp":1771696899508,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/hldvt.2007.4392789","type":"proceedings-article","created":{"date-parts":[[2008,7,21]],"date-time":"2008-07-21T17:16:34Z","timestamp":1216660594000},"page":"65-72","source":"Crossref","is-referenced-by-count":17,"title":["Automatic error diagnosis and correction for RTL designs"],"prefix":"10.1109","author":[{"family":"Kai-hui Chang","sequence":"first","affiliation":[]},{"family":"Ilya Wagner","sequence":"additional","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Translating Pseudo-Boolean Constraints into SAT","author":"e\u00e9n","year":"2006","journal-title":"JSAT"},{"key":"ref11","first-page":"5682","article-title":"Estimating Likelihood of Correctness for Error Candidates to Assist Debugging Faulty HDL Designs","author":"jiang","year":"2005","journal-title":"ISCAS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378278"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012603"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1145\/196244.196358","article-title":"error diagnosis for transistor-level verification","author":"kuehlmann","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76898"},{"key":"ref16","first-page":"370","article-title":"An Efficient Mechanism for Debugging RTL Description","author":"rau","year":"2003","journal-title":"iwsoc"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"},{"key":"ref18","first-page":"732","article-title":"An Efficient Approach for Error Diagnosis in HDL Design","author":"shi","year":"2003","journal-title":"Proc ISCAS"},{"key":"ref19","first-page":"35","article-title":"Finding and Fixing Faults","author":"staber","year":"2005"},{"key":"ref4","article-title":"Scalable Hardware Verification with Symbolic Simulation","author":"bertacco","year":"2005"},{"key":"ref27","year":"0"},{"key":"ref3","first-page":"44","article-title":"Debugging Sequential Circuits Using Boolean Satisfiability","author":"ali","year":"2004","journal-title":"ICCAD"},{"key":"ref6","first-page":"30","article-title":"Verification and Fault Localization for VHDL Programs","volume":"2","author":"bloem","year":"2002","journal-title":"Journal of the Telematics Engineering Society (TIV)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37890"},{"key":"ref8","first-page":"1045","article-title":"Simulation-based Bug Trace Minimization with BMC-based Refinement","author":"chang","year":"2005","journal-title":"ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358111"},{"key":"ref2","first-page":"871","article-title":"Post-Verification Debugging of Hierarchical Designs","author":"ali","year":"2005","journal-title":"ICCAD"},{"key":"ref9","first-page":"502","article-title":"An extensible SAT-solver","author":"e\u00e9n","year":"2003","journal-title":"Proc Theory and Applications of Satisfiability Testing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70889-6_4"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337569"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"},{"key":"ref26","year":"0"},{"key":"ref25","article-title":"Bug UnderGround","year":"0"}],"event":{"name":"2007 IEEE International High Level Design Validation and Test Workshop","location":"Irvine, CA, USA","start":{"date-parts":[[2007,11,7]]},"end":{"date-parts":[[2007,11,9]]}},"container-title":["2007 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4392771\/4392772\/04392789.pdf?arnumber=4392789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:10:21Z","timestamp":1497766221000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4392789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2007.4392789","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}