{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:24Z","timestamp":1730225004193,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/hldvt.2008.4695869","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T11:43:50Z","timestamp":1228909430000},"page":"25-32","source":"Crossref","is-referenced-by-count":1,"title":["Test slice difference technique for low power encoding"],"prefix":"10.1109","author":[{"given":"Wei-Lin","family":"Li","sequence":"first","affiliation":[]},{"given":"Tsung-Tang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Po-Han","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jiann-Chyi","family":"Rau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.16"},{"journal-title":"VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484724"},{"journal-title":"Synopsys TetraMAX ATPG user guide version x-2005 09","year":"0","key":"36"},{"key":"18","first-page":"2641","article-title":"design and analysis of skewed-distribution scan chain partition for improved test data compression","author":"wang","year":"2008","journal-title":"Proc IEEE ISCAS'08"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743186"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.998630"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144279"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.913754"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944031"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944032"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811452"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223641"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358074"},{"key":"20","first-page":"237","article-title":"an efficient testdata compaction for low power vlsi testing","author":"wu","year":"2008","journal-title":"IEEE Electro\/Information Technology Conference"},{"key":"22","first-page":"581","article-title":"test data compression for ip embedded cores using selective encoding of scan slices","volume":"2005","author":"wang","year":"2005","journal-title":"Proc Int'l Test Conference"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387358"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270870"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253596"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041776"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041838"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012710"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046192"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882600"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899232"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811451"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000448"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378396"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044117"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766654"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870861"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885830"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807895"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"}],"event":{"name":"2008 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2008,11,19]]},"location":"Incline Village, NV, USA","end":{"date-parts":[[2008,11,21]]}},"container-title":["2008 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690895\/4695856\/04695869.pdf?arnumber=4695869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T11:58:50Z","timestamp":1489751930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4695869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2008.4695869","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}