{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:16:51Z","timestamp":1725527811072},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/hldvt.2008.4695873","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T16:43:50Z","timestamp":1228927430000},"page":"41-48","source":"Crossref","is-referenced-by-count":1,"title":["On dynamic switching of navigation for semi-formal design validation"],"prefix":"10.1109","author":[{"given":"Ankur","family":"Parikh","sequence":"first","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"599","article-title":"validation with guided search of the state space","author":"yang","year":"1998","journal-title":"Proc Design Automation Conf"},{"key":"2","article-title":"mining guided state jutification using partitioned navigation tracks","author":"parikh","year":"2007","journal-title":"Proc International Test Conf"},{"key":"10","article-title":"symbolic model checking without bdds","author":"biere","year":"1999","journal-title":"Proc of Int'l Conf on Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"1","doi-asserted-by":"crossref","first-page":"819","DOI":"10.1109\/DAC.2002.1012735","article-title":"a comparison of three verification techniques: directed testing, pseudo-random testing and property checking","author":"bartley","year":"2002","journal-title":"Proceedings - Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147097"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244050"},{"key":"4","first-page":"451","article-title":"approximate reachability with bdds using overlapping projections","author":"govindaraju","year":"1998","journal-title":"Proc Design Automation Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"journal-title":"Adaptation in Natural and Artificial Systems","year":"1975","author":"holland","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146972"},{"key":"12","article-title":"automatic validation test generation using extracted control models","author":"sumners","year":"2000","journal-title":"VLSI Design"}],"event":{"name":"2008 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2008,11,19]]},"location":"Incline Village, NV, USA","end":{"date-parts":[[2008,11,21]]}},"container-title":["2008 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690895\/4695856\/04695873.pdf?arnumber=4695873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:37:21Z","timestamp":1497796641000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4695873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2008.4695873","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}